

# *UltraSPARC™ User's Manual*

**UltraSPARC-I  
UltraSPARC-II**

**July 1997**



Sun Microelectronics  
901 San Antonio Road  
Palo Alto, CA 94303

Part No: 802-7220-02

This July 1997 -02 Revision is only available on-line. The only changes made were to support hypertext links in the pdf file.

Copyright © 1997 Sun Microsystems, Inc. All Rights Reserved.

THE INFORMATION CONTAINED IN THIS DOCUMENT IS PROVIDED "AS IS" WITHOUT ANY EXPRESS REPRESENTATIONS OR WARRANTIES. IN ADDITION, SUN MICROSYSTEMS, INC. DISCLAIMS ALL IMPLIED REPRESENTATIONS AND WARRANTIES, INCLUDING ANY WARRANTY OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

This document contains proprietary information of Sun Microsystems, Inc. or under license from third parties. No part of this document may be reproduced in any form or by any means or transferred to any third party without the prior written consent of Sun Microsystems, Inc.

Sun, Sun Microsystems, and the Sun logo are trademarks or registered trademarks of Sun Microsystems, Inc. in the United States and other countries. All SPARC trademarks are used under license and are trademarks or registered trademarks of SPARC International, Inc. in the United States and other countries. Products bearing SPARC trademarks are based upon an architecture developed by Sun Microsystems, Inc.

The information contained in this document is not designed or intended for use in on-line control of aircraft, air traffic, aircraft navigation or aircraft communications; or in the design, construction, operation or maintenance of any nuclear facility. Sun disclaims any express or implied warranty of fitness for such uses.

Printed in the United States of America.

# Contents



<b>Preface</b> .....	9
Overview .....	9
A Brief History of SPARC .....	9
How to Use This Book .....	10

## *Section I — Introducing UltraSPARC*

<b>1. UltraSPARC Basics</b> .....	3
1.1 Overview .....	3
1.2 Design Philosophy .....	3
1.3 Component Overview .....	5
1.4 UltraSPARC Subsystem.....	10
<b>2. Processor Pipeline</b> .....	11
2.1 Introductions.....	11
2.2 Pipeline Stages .....	12
<b>3. Cache Organization</b> .....	17
3.1 Introduction.....	17
<b>4. Overview of the MMU</b> .....	21
4.1 Introduction.....	21
4.2 Virtual Address Translation .....	21

## *Section II — Going Deeper*

<b>5. Cache and Memory Interactions</b> .....	27
5.1 Introduction.....	27

5.2	Cache Flushing.....	27
5.3	Memory Accesses and Cacheability .....	29
5.4	Load Buffer .....	39
5.5	Store Buffer .....	40
<b>6.</b>	<b>MMU Internal Architecture .....</b>	<b>41</b>
6.1	Introduction.....	41
6.2	Translation Table Entry (TTE) .....	41
6.3	Translation Storage Buffer (TSB).....	44
6.4	MMU-Related Faults and Traps.....	47
6.5	MMU Operation Summary .....	50
6.6	ASI Value, Context, and Endianness Selection for Translation.....	52
6.7	MMU Behavior During Reset, MMU Disable, and RED_state .....	54
6.8	Compliance with the SPARC-V9 Annex F.....	55
6.9	MMU Internal Registers and ASI Operations .....	55
6.10	MMU Bypass Mode.....	68
6.11	TLB Hardware.....	69
<b>7.</b>	<b>UltraSPARC External Interfaces .....</b>	<b>73</b>
7.1	Introduction.....	73
7.2	Overview of UltraSPARC External Interfaces.....	73
7.3	Interaction Between E-Cache and UDB.....	76
7.4	SYSADDR Bus Arbitration Protocol.....	84
7.5	UltraSPARC Interconnect Transaction Overview .....	92
7.6	Cache Coherence Protocol.....	94
7.7	Cache Coherent Transactions .....	102
7.8	Non-Cached Data Transactions.....	109
7.9	S_RTO/S_ERR .....	111
7.10	S_REQ.....	111
7.11	Writeback Issues .....	112
7.12	Interrupts (P_INT_REQ).....	116
7.13	P_REPLY and S_REPLY.....	117
7.14	Multiple Outstanding Transactions.....	126
7.15	Transaction Set Summary.....	129
7.16	Transaction Sequences.....	131
7.17	Interconnect Packet Formats.....	138
7.18	WriteInvalidate .....	143
<b>8.</b>	<b>Address Spaces, ASIs, ASRs, and Traps .....</b>	<b>145</b>
8.1	Overview.....	145
8.2	Physical Address Space .....	145
8.3	Alternate Address Spaces.....	146

8.4	Ancillary State Registers.....	156
8.5	Other UltraSPARC Registers .....	158
8.6	Supported Traps .....	158
<b>9.</b>	<b>Interrupt Handling .....</b>	<b>161</b>
9.1	Interrupt Vectors .....	161
9.2	Interrupt Global Registers.....	163
9.3	Interrupt ASI Registers.....	163
9.4	Software Interrupt (SOFTINT) Register.....	166
<b>10.</b>	<b>Reset and RED_state.....</b>	<b>169</b>
10.1	Overview .....	169
10.2	RED_state Trap Vector .....	171
10.3	Machine State after Reset and in RED_state.....	171
<b>11.</b>	<b>Error Handling.....</b>	<b>175</b>
11.1	Overview .....	175
11.2	Memory Errors.....	178
11.3	Memory Error Registers .....	179
11.4	UltraSPARC Data Buffer (UDB) Control Register.....	185
11.5	Overwrite Policy.....	185

*Section III — UltraSPARC and SPARC-V9*

<b>12.</b>	<b>Instruction Set Summary .....</b>	<b>189</b>
<b>13.</b>	<b>UltraSPARC Extended Instructions.....</b>	<b>195</b>
13.1	Introduction.....	195
13.2	SHUTDOWN .....	195
13.3	Graphics Data Formats .....	196
13.4	Graphics Status Register (GSR) .....	197
13.5	Graphics Instructions.....	198
13.6	Memory Access Instructions.....	225
<b>14.</b>	<b>Implementation Dependencies .....</b>	<b>235</b>
14.1	SPARC-V9 General Information .....	235
14.2	SPARC-V9 Integer Operations .....	240
14.3	SPARC-V9 Floating-Point Operations.....	242
14.4	SPARC-V9 Memory-Related Operations.....	247
14.5	Non-SPARC-V9 Extensions .....	249
<b>15.</b>	<b>SPARC-V9 Memory Models .....</b>	<b>255</b>
15.1	Overview .....	255

15.2 Supported Memory Models .....	256
------------------------------------	-----

*Section IV — Producing Optimized Code*

<b>16. Code Generation Guidelines .....</b>	<b>261</b>
16.1 Hardware / Software Synergy .....	261
16.2 Instruction Stream Issues .....	261
16.3 Data Stream Issues.....	272
<b>17. Grouping Rules and Stalls .....</b>	<b>281</b>
17.1 Introduction.....	281
17.2 General Grouping Rules.....	282
17.3 Instruction Availability.....	283
17.4 Single Group Instructions .....	283
17.5 Integer Execution Unit (IEU) Instructions .....	284
17.6 Control Transfer Instructions.....	287
17.7 Load / Store Instructions .....	290
17.8 Floating-Point and Graphic Instructions.....	295

*Appendixes*

<b>A. Debug and Diagnostics Support .....</b>	<b>303</b>
A.1 Overview.....	303
A.2 Diagnostics Control and Accesses.....	303
A.3 Dispatch Control Register .....	303
A.4 Floating-Point Control .....	304
A.5 Watchpoint Support.....	304
A.6 LSU_Control_Register .....	306
A.7 I-Cache Diagnostic Accesses.....	309
A.8 D-Cache Diagnostic Accesses .....	314
A.9 E-Cache Diagnostics Accesses .....	315
<b>B. Performance Instrumentation .....</b>	<b>319</b>
B.1 Overview.....	319
B.2 Performance Control and Counters.....	319
B.3 PCR/PIC Accesses.....	321
B.4 Performance Instrumentation Counter Events .....	321
<b>C. Power Management .....</b>	<b>327</b>
C.1 Overview.....	327
C.2 Power-Down Mode .....	327

C.3	Power-Up.....	328
<b>D.</b>	<b>IEEE 1149.1 Scan Interface .....</b>	<b>329</b>
D.1	Introduction.....	329
D.2	Interface .....	329
D.3	Test Access Port (TAP) Controller .....	330
D.4	Instruction Register .....	333
D.5	Instructions.....	333
D.6	Public Test Data Registers.....	335
<b>E.</b>	<b>Pin and Signal Descriptions .....</b>	<b>337</b>
E.1	Introduction.....	337
E.2	Pin Descriptions.....	337
E.3	Signal Descriptions.....	341
<b>F.</b>	<b>ASI Names .....</b>	<b>345</b>
F.1	Introduction.....	345
<b>G.</b>	<b>Differences Between UltraSPARC Models .....</b>	<b>351</b>
G.1	Introduction.....	351
G.2	Summary.....	351
G.3	References to Model-Specific Information.....	352

*Back Matter*

<b>Glossary .....</b>	<b>357</b>
<b>Bibliography .....</b>	<b>363</b>
General References.....	363
Sun Microelectronics (SME) Publications.....	364
How to Contact SME.....	365
On Line Resources.....	365
<b>Index .....</b>	<b>367</b>



# Preface

---



## Overview

Welcome to the *UltraSPARC User's Manual*. This book contains information about the architecture and programming of UltraSPARC™, Sun Microsystems' family of SPARC-V9-compliant processors. It describes the UltraSPARC-I and UltraSPARC-II processor implementations.

This book contains information on:

- The UltraSPARC system architecture
- The components that make up an UltraSPARC processor
- Memory and low-level system management, including detailed information needed by operating system programmers
- Extensions to and implementation-dependencies of the SPARC-V9 architecture
- Techniques for managing the pipeline and for producing optimized code

## A Brief History of SPARC

SPARC stands for **Scalable Processor ARChitecture**, which was first announced in 1987. Unlike more traditional processor architectures, SPARC is an open standard, freely available through license from SPARC International, Inc. Any company that obtains a license can manufacture and sell a SPARC-compliant processor.

By the early 1990s SPARC processors were available from over a dozen different vendors, and over 8,000 SPARC-compliant applications had been certified.

In 1994, SPARC International, Inc. published *The SPARC Architecture Manual, Version 9*, which defined a powerful 64-bit enhancement to the SPARC architecture. SPARC-V9 provided support for:

- 64-bit virtual addresses and 64-bit integer data
- Fault tolerance
- Fast trap handling and context switching
- Big- and little-endian byte orders

UltraSPARC is the first family of SPARC-V9-compliant processors available from Sun Microsystems, Inc.

## *How to Use This Book*

This book is a companion to *The SPARC Architecture Manual, Version 9*, which is available from many technical bookstores or directly from its copyright holder:

SPARC International, Inc.  
535 Middlefield Road, Suite 210  
Menlo Park, CA 94025  
(415) 321-8692

*The SPARC Architecture Manual, Version 9* provides a complete description of the SPARC-V9 architecture. Since SPARC-V9 is an open architecture, many of the implementation decisions have been left to the manufacturers of SPARC-compliant processors. These “implementation dependencies” are introduced in *The SPARC Architecture Manual, Version 9*; they are numbered throughout the body of the text, and are cross referenced in Appendix C that book.

This book, the *UltraSPARC User's Manual*, describes the UltraSPARC-I and UltraSPARC-II implementations of the SPARC-V9 architecture. It provides specific information about UltraSPARC processors, including how each SPARC-V9 implementation dependency was resolved. (See Chapter 14, “Implementation Dependencies,” for specific information.) This manual also describes extensions to SPARC-V9 that are available (currently) only on UltraSPARC processors.

A great deal of background information and a number of architectural concepts are not contained in this book. You will find cross references to *The SPARC Architecture Manual, Version 9* located throughout this book. You should have a copy of that book at hand whenever you are working with the *UltraSPARC User's Manual*. For detailed information about the electrical and mechanical characteristics of the processor, including pin and pad assignments, consult the *UltraSPARC-I Data Sheet*. The “Bibliography” on page 363 describes how to obtain the data sheet.

## Textual Conventions

This book uses the same textual conventions as *The SPARC Architecture Manual, Version 9*. They are summarized here for convenience.

Fonts are used as follows:

- *Italic* font is used for register names, instruction fields, and read-only register fields.
- Typewriter font is used for literals and software examples.
- **Bold** font is used for emphasis.
- UPPER CASE items are acronyms, instruction names, or writable register fields.
- *Italic sans serif* font is used for exception and trap names.
- Underbar characters (   ) join words in register, register field, exception, and trap names. Such words can be split across lines at the underbar without an intervening hyphen.

The following notational conventions are used:

- Square brackets ‘ [ ] ’ indicate a numbered register in a register file.
- Angle brackets ‘ < > ’ indicate a bit number or colon-separated range of bit numbers within a field.
- Curly braces ‘ { } ’ are used to indicate textual substitution.
- The  $\square$  symbol designates concatenation of bit vectors. A comma ‘ , ’ on the left side of an assignment separates quantities that are concatenated for the purpose of assignment.

## Contents

This manual has the following organization.

Section I, “Introducing UltraSPARC,” presents an overview of the UltraSPARC architecture. Section I contains the following chapters:

- Chapter 1, “UltraSPARC Basics,” describes the architecture in general terms and introduces its components.
- Chapter 2, “Processor Pipeline,” describes UltraSPARC’s 9-stage pipeline.
- Chapter 3, “Cache Organization,” describes the UltraSPARC caches.

- Chapter 4, “Overview of the MMU, “ describes the UltraSPARC MMU, its architecture, how it performs virtual address translation, and how it is programmed.

Section II, “Going Deeper,” presents detailed information about UltraSPARC architecture and programming. Section II contains the following chapters:

- Chapter 5, “Cache and Memory Interactions,” describes cache coherency and cache flushing.
- Chapter 6, “MMU Internal Architecture,” describes in detail the internal architecture of the MMU and how to program it.
- Chapter 7, “UltraSPARC External Interfaces,” describes in detail the external transactions that UltraSPARC performs, including interactions with the caches and the SYSADDR bus, and interrupts.
- Chapter 8, “Address Spaces, ASIs, ASRs, and Traps,” describes the address spaces that UltraSPARC supports, and how it handles traps.
- Chapter 9, “Interrupt Handling,” describes how UltraSPARC processes interrupts.
- Chapter 10, “Reset and RED\_state,” describes how UltraSPARC handles the various SPARC-V9 reset conditions, and how it implements RED\_state.
- Chapter 11, “Error Handling,” discusses how UltraSPARC handles system errors and describes the available error status registers.

Section III, “UltraSPARC and SPARC-V9,” describes UltraSPARC as an implementation of the SPARC-V9 architecture. Section III contains the following chapters:

- Chapter 12, “Instruction Set Summary,” lists all supported instructions, including both SPARC-V9 core instructions and UltraSPARC extended instructions.
- Chapter 13, “UltraSPARC Extended Instructions,” contains detailed documentation of the extended instructions that UltraSPARC has added to the SPARC-V9 instruction set.
- Chapter 14, “Implementation Dependencies,” discusses how UltraSPARC has resolved each of the implementation-dependencies defined by the SPARC-V9 architecture.

- Chapter 15, “SPARC-V9 Memory Models,” describes the supported memory models (which are documented fully in *The SPARC Architecture Manual, Version 9*). Low-level programmers and operating system implementors should study this chapter to understand how their code will interact with the UltraSPARC cache and memory systems.

Section IV, “Producing Optimized Code,” contains detailed information for assembly language programmers and compiler developers. Section IV contains the following chapters:

- Chapter 16, “Code Generation Guidelines,” contains detailed information about generating optimum UltraSPARC code.
- Chapter 17, “Grouping Rules and Stalls,” describes instruction interdependencies and optimal instruction ordering.

Appendixes contain low-level technical material or information not needed for a general understanding of the architecture. The manual contains the following appendixes:

- Appendix A, “Debug and Diagnostics Support,” describes diagnostics registers and capabilities.
- Appendix B, “Performance Instrumentation,” describes built-in capabilities to measure UltraSPARC performance.
- Appendix C, “Power Management,” describes UltraSPARC’s Energy Star compliant power-down mode.
- Appendix D, “IEEE 1149.1 Scan Interface,” contains information about the scan interface for UltraSPARC.
- Appendix E, “Pin and Signal Descriptions,” contains general information about the pins and signals of the UltraSPARC and its components.
- Appendix F, “ASI Names,” contains an alphabetical listing of the names and suggested macro syntax for all supported ASIs.

A Glossary, Bibliography, and Index complete the book.



# *Section I—Introducing UltraSPARC*

---



1. UltraSPARC Basics .....	3
2. Processor Pipeline .....	11
3. Cache Organization .....	17
4. Overview of the MMU.....	21



## 1.1 Overview

UltraSPARC is a high-performance, highly integrated superscalar processor implementing the 64-bit SPARC-V9 RISC architecture. UltraSPARC is capable of *sustaining* the execution of up to *four* instructions per cycle, even in the presence of conditional branches and cache misses. This is due mainly to the asynchronous aspect of the units feeding instructions and data to the rest of the pipeline. Instructions predicted to be executed are issued in program order to multiple functional units, execute in parallel and, for added parallelism, can complete out-of-order. In order to further increase the number of instructions executed per cycle (IPC), instructions from two basic blocks (that is, instructions before and after a conditional branch) can be issued in the same group.

UltraSPARC is a full implementation of the 64-bit SPARC-V9 architecture. It supports a 44-bit virtual address space and a 41-bit physical address space. The core instruction set has been extended to include graphics instructions that provide the most common operations related to two-dimensional image processing, two- and three-dimensional graphics and image compression algorithms, and parallel operations on pixel data with 8- and 16-bit components. Support for high bandwidth **bcopy** is also provided through block load and block store instructions.

## 1.2 Design Philosophy

The execution time of an application is the product of three factors: the number of instructions generated by the compiler, the average number of cycles required per instruction, and the cycle time of the processor. The architecture and implementation of UltraSPARC, coupled with new compiler techniques, makes it possible to reduce each component while not deteriorating the other two.

The number of instructions for a given task depends on the instruction set and on compiler optimizations (dead code elimination, constant propagation, profiling for code motion, and so on). Since it is based on the SPARC-V9 architecture, UltraSPARC offers features that can help reduce the total instruction count:

- 64-bit integer processing
- Additional floating-point registers (beyond the number offered in SPARC-V8), which can be used to eliminate floating-point loads and stores
- Enhanced trap model with alternate global registers

The average number of cycles per instruction (CPI) depends on the architecture of the processor and on the ability of the compiler to take advantage of the hardware features offered. The UltraSPARC execution units (ALUs, LD/ST, branch, two floating-point, and two graphics) allow the CPI to be as low as 0.25 (four instructions per cycle). To support this high execution bandwidth, sophisticated hardware is provided to supply:

1. Up to four instructions per cycle, even in the presence of conditional branches
2. Data at a rate of 16 bytes-per-cycle from the external cache to the data cache, or 8 bytes-per-cycle into the register files.

To reduce instruction dependency stalls, UltraSPARC has short latency operations and provides direct bypassing between units or within the same unit. The impact of cache misses, usually a large contributor to the CPI, is reduced significantly through the use of de-coupled units (prefetch unit, load buffer, and store buffer), which operate asynchronously with the rest of the pipeline.

Other features such as a fully pipelined interface to the external cache (E-Cache) and support for speculative loads, coupled with sophisticated compiler techniques such as software pipelining and cross-block scheduling also reduce the CPI significantly.

A balanced architecture must be able to provide a low CPI without affecting the cycle time. Several of UltraSPARC's architectural features, coupled with an aggressive implementation and state-of-the-art technology, have made it possible to achieve a short cycle time (see Table 1-1). The pipeline is organized so that large scalarity (four), short latencies, and multiple bypasses do not affect the cycle time significantly.

*Table 1-1* Implementation Technologies and Cycle Times

	UltraSPARC-I	UltraSPARC-II
<b>Technology</b>	0.5 $\mu$ CMOS	0.35 $\mu$ CMOS
<b>Cycle Time</b>	7 ns and faster	4 ns and faster

## 1.3 Component Overview

Figure 1-1 shows a block diagram of the UltraSPARC processor.




Figure 1-1 UltraSPARC Block Diagram

The block diagram illustrates the following components:

- Prefetch and Dispatch Unit (PDU), including logic for branch prediction
- 16Kb Instruction Cache (I-Cache)
- Memory Management Unit (MMU), containing a 64-entry Instruction Translation Lookaside Buffer (iTLB) and a 64-entry Data Translation Lookaside Buffer (dTLB)

- Integer Execution Unit (IEU) with two Arithmetic and Logic Units (ALUs)
- Load/Store Unit (LSU) with a separate address generation adder
- Load buffer and store buffer, decoupling data accesses from the pipeline
- A 16Kb Data Cache (D-Cache)
- Floating-Point Unit (FPU) with independent add, multiply, and divide/square root sub-units
- Graphics Unit (GRU) with two independent execution pipelines
- External Cache Unit (ECU), controlling accesses to the External Cache (E-Cache)
- Memory Interface Unit (MIU), controlling accesses to main memory and I/O space

### *1.3.1 Prefetch and Dispatch Unit (PDU)*

The prefetch and dispatch unit fetches instructions before they are actually needed in the pipeline, so the execution units do not starve for instructions. Instructions can be prefetched from all levels of the memory hierarchy; that is, from the instruction cache, the external cache, and main memory. In order to prefetch across conditional branches, a dynamic branch prediction scheme is implemented in hardware. The outcome of a branch is based on a two-bit history of the branch. A “next field” associated with every four instructions in the instruction cache (I-Cache) points to the next I-Cache line to be fetched. The use of the next field makes it possible to follow taken branches and to provide nearly the same instruction bandwidth achieved while running sequential code. Prefetched instructions are stored in the Instruction Buffer until they are sent to the rest of the pipeline; up to 12 instructions can be buffered.

### *1.3.2 Instruction Cache (I-Cache)*

The instruction cache is a 16 Kbyte two-way set associative cache with 32 byte blocks. The cache is physically indexed and contains physical tags. The set is predicted as part of the “next field;” thus, only the index bits of an address (13 bits, which matches the minimum page size) are needed to address the cache. The I-Cache returns up to 4 instructions from an 8-instruction-wide cache line.

### 1.3.3 Integer Execution Unit (IEU)

The IEU contains the following components:

- Two ALUs
- A multi-cycle integer multiplier
- A multi-cycle integer divider
- Eight register windows
- Four sets of global registers (normal, alternate, MMU, and interrupt globals)
- The trap registers (See Table 1-2 for supported trap levels)

Table 1-2 Supported Trap Levels

	UltraSPARC-I	UltraSPARC-II
MAXTL	4	4
Trap Levels	5	5

### 1.3.4 Floating-Point Unit (FPU)

The FPU is partitioned into separate execution units, which allows the UltraSPARC processor to issue and execute two floating-point instructions per cycle. Source and result data are stored in the 32-entry register file, where each entry can contain a 32-bit value or a 64-bit value. Most instructions are fully pipelined, (with a throughput of one per cycle), have a latency of three, and are not affected by the precision of the operands (same latency for single- or double-precision). The divide and square root instructions are not pipelined and take 12/22 cycles (single/double) to execute but they do not stall the processor. Other instructions, following the divide/square root can be issued, executed, and retired to the register file before the divide/square root finishes. A precise exception model is maintained by synchronizing the floating-point pipe with the integer pipe and by predicting traps for long latency operations. See Section 7.3.1, "Precise Traps," in *The SPARC Architecture Manual, Version 9*.

### 1.3.5 Graphics Unit (GRU)

UltraSPARC introduces a comprehensive set of graphics instructions that provide fast hardware support for two-dimensional and three-dimensional image and video processing, image compression, audio processing, etc. 16-bit and 32-bit partitioned add, boolean, and compare are provided. 8-bit and 16-bit partitioned multiplies are supported. Single cycle pixel distance, data alignment, packing, and merge operations are all supported in the GRU.

### 1.3.6 Memory Management Unit (MMU)

The MMU provides mapping between a 44-bit virtual address and a 41-bit physical address. This is accomplished through a 64-entry iTLB for instructions and a 64-entry dTLB for data; both TLBs are fully associative. UltraSPARC provides hardware support for a software-based TLB miss strategy. A separate set of global registers is available to process MMU traps. Page sizes of 8Kb (13-bit offset), 64Kb (16-bit offset), 512Kb (19-bit offset), and 4Mb (22-bit offset) are supported.

### 1.3.7 Load/Store Unit (LSU)

The LSU is responsible for generating the virtual address of all loads and stores (including atomics and ASI loads), for accessing the D-Cache, for decoupling load misses from the pipeline through the Load Buffer, and for decoupling stores through the Store Buffer. One load or one store can be issued per cycle.

### 1.3.8 Data Cache (D-Cache)

The D-Cache is a write-through, non-allocating, 16Kb direct-mapped cache with two 16-byte sub-blocks per line. It is virtually indexed and physically tagged (VIPT). The tag array is dual ported, so tag updates due to line fills do not collide with tag reads for incoming loads. Snoops to the D-Cache use the second tag port, so they do not delay incoming loads.

### 1.3.9 External Cache Unit (ECU)

The main role of the ECU is to handle I-Cache and D-Cache misses efficiently. The ECU can handle one access per cycle to the External Cache (E-Cache). Accesses to the E-Cache are pipelined, which effectively makes the E-Cache part of the instruction pipeline. Programs with large data sets can keep data in the E-Cache and can schedule instructions with load latencies based on E-Cache latency. Floating-point code can use this feature to effectively hide D-Cache misses.

Table 1-5 on page 10 shows the E-Cache sizes that each UltraSPARC model supports. Regardless of model, however, the E-Cache line size is always 64 bytes. UltraSPARC uses a MOESI (Modified, Own, Exclusive, Shared, Invalid) protocol to maintain coherence across the system.

Table 1-3 Supported E-Cache Sizes

E-Cache Size	UltraSPARC-I	UltraSPARC-II
512 Kb	✓	✓
1 Mb	✓	✓
2 Mb	✓	✓
4 Mb	✓	✓
8 Mb		✓
16 Mb		✓

The ECU provides overlap processing during load and store misses. For instance, stores that hit the E-Cache can proceed while a load miss is being processed. The ECU can process reads and writes indiscriminately, without a costly turn-around penalty (only 2 cycles). Finally, the ECU handles snoops.

Block loads and block stores, which load/store a 64-byte line of data from memory to the floating-point register file, are also processed efficiently by the ECU, providing high transfer bandwidth without polluting the E-Cache.

### 1.3.9.1 E-Cache SRAM Modes

Different UltraSPARC models support various E-Cache SRAM configurations using one or more SRAM “modes.” Table 1-5 shows the modes that each UltraSPARC model supports. The modes are described below.

Table 1-4 Supported E-Cache SRAM Modes

SRAM Mode	UltraSPARC-I	UltraSPARC-II
1-1-1	✓	✓
2-2		✓

#### 1-1-1 (Pipelined) Mode:

The E-Cache SRAMS have a cycle time equal to the processor cycle time. The name “1-1-1” indicates that it takes one processor clock to send the address, one to access the SRAM array, and one to return the E-Cache data. 1-1-1 mode has a 3 cycle pin-to-pin latency and provides the best possible E-Cache throughput.

#### 2-2 (Register-Latched) Mode:

The E-Cache SRAMS have a cycle time equal to one-half the processor cycle time. The name “2-2” indicates that it takes two processor clocks to send the address and two clocks to access and return the E-Cache data. 2-2 mode has a 4 cycle pin-to-pin latency, which provides lower E-Cache throughput at reduced cost.

### 1.3.10 Memory Interface Unit (MIU)

The MIU handles all transactions to the system controller; for example, external cache misses, interrupts, snoops, writebacks, and so on. The MIU communicates with the system at some model-dependent fraction of the UltraSPARC frequency. Table 1-5 shows the possible ratios between the processor and system clock frequencies for each UltraSPARC model.

Table 1-5 Model-Dependent Processor : System Clock Frequency Ratios

Frequency Ratio	UltraSPARC-I	UltraSPARC-II
2 : 1	✓	✓
3 : 1	✓	✓
4 : 1		✓

## 1.4 UltraSPARC Subsystem

Figure 1-2 shows a complete UltraSPARC subsystem, which consists of the UltraSPARC processor, synchronous SRAM components for the E-Cache tags and data, and two UltraSPARC Data Buffer (UDB) chips. The UDBs isolate the E-Cache from the system, provide data buffers for incoming and outgoing system transactions, and provide ECC generation and checking.




Figure 1-2 UltraSPARC Subsystem

## 2.1 Introductions

UltraSPARC contains a 9-stage pipeline. Most instructions go through the pipeline in exactly 9 stages. The instructions are considered terminated after they go through the last stage (W), after which changes to the processor state are irreversible. Figure 2-1 shows a simplified diagram of the integer and floating-point pipeline stages.




Figure 2-1 UltraSPARC Pipeline Stages (Simplified)

Three additional stages are added to the integer pipeline to make it symmetrical with the floating-point pipeline. This simplifies pipeline synchronization and exception handling. It also eliminates the need to implement a floating-point queue.

Floating-point instructions with a latency greater than three (divide, square root, and inverse square root) behave differently than other instructions; the pipe is “extended” when the instruction reaches stage N<sub>1</sub>. See Chapter 16, “Code Generation Guidelines” for more information. Memory operations are allowed to proceed asynchronously with the pipeline in order to support latencies longer than the latency of the on-chip D-Cache.

## 2.2 Pipeline Stages

This section describes each pipeline stage in detail. Figure 2-2 illustrates the pipeline stages.




Figure 2-2 UltraSPARC Pipeline Stages (Detail)

### 2.2.1 Stage 1: Fetch (F) Stage

Prior to their execution, instructions are fetched from the Instruction Cache (I-Cache) and placed in the Instruction Buffer, where eventually they will be selected to be executed. Accessing the I-Cache is done during the F Stage. Up to four instructions are fetched along with branch prediction information, the predicted target address of a branch, and the predicted set of the target. The high bandwidth provided by the I-Cache (4 instructions/cycle) allows UltraSPARC to prefetch instructions ahead of time based on the current instruction flow and on branch prediction. Providing a fetch bandwidth greater than or equal to the maximum execution bandwidth assures that, for well behaved code, the processor does not starve for instructions. Exceptions to this rule occur when branches are hard to predict, when branches are very close to each other, or when the I-Cache miss rate is high.

### 2.2.2 Stage 2: Decode (D) Stage

After being fetched, instructions are pre-decoded and then sent to the Instruction Buffer. The pre-decoded bits generated during this stage accompany the instructions during their stay in the Instruction Buffer. Upon reaching the next stage (where the grouping logic lives) these bits speed up the parallel decoding of up to 4 instructions.

While it is being filled, the Instruction Buffer also presents up to 4 instructions to the next stage. A pair of pointers manage the Instruction Buffer, ensuring that as many instructions as possible are presented *in order* to the next stage.

### 2.2.3 Stage 3: Grouping (G) Stage

The G Stage logic's main task is to group and dispatch a maximum of four valid instructions in one cycle. It receives a maximum of four valid instructions from the Prefetch and Dispatch Unit (PDU), it controls the Integer Core Register File (ICRF), and it routes valid data to each integer functional unit. The G Stage sends up to two floating-point or graphics instructions out of the four candidates to the Floating-Point and Graphics Unit (FGU). The G Stage logic is responsible for comparing register addresses for integer data bypassing and for handling pipeline stalls due to interlocks.

## 2.2.4 Stage 4: Execution (E) Stage

Data from the integer register file is processed by the two integer ALUs during this cycle (if the instruction group includes ALU operations). Results are computed and are available for other instructions (through bypasses) in the very next cycle. The virtual address of a memory operation is also calculated during the E Stage, in parallel with ALU computation.

FLOATING-POINT AND GRAPHICS UNIT: The Register (R) Stage of the FGU. The floating-point register file is accessed during this cycle. The instructions are also further decoded and the FGU control unit selects the proper bypasses for the current instructions.

## 2.2.5 Stage 5: Cache Access (C) Stage

The virtual address of memory operations calculated in the E Stage is sent to the tag RAM to determine if the access (load or store type) is a hit or a miss in the D-Cache. In parallel the virtual address is sent to the data MMU to be translated into a physical address. On a load when there are no other outstanding loads, the data array is accessed so that the data can be forwarded to dependent instructions in the pipeline as soon as possible.

ALU operations executed in the E Stage generate condition codes in the C Stage. The condition codes are sent to the PDU, which checks whether a conditional branch in the group was correctly predicted. If the branch was mispredicted, earlier instructions in the pipe are flushed and the correct instructions are fetched. The results of ALU operations are not modified after the E Stage; the data merely propagates down the pipeline (through the annex register file), where it is available for bypassing for subsequent operations.

FLOATING-POINT AND GRAPHICS UNIT: The  $X_1$  Stage of the FGU. Floating-point and graphics instructions start their execution during this stage. Instructions of latency one also finish their execution phase during the  $X_1$  Stage.

## 2.2.6 Stage 6: $N_1$ Stage

A data cache miss/hit or a TLB miss/hit is determined during the  $N_1$  Stage. If a load misses the D-Cache, it enters the Load Buffer. The access will arbitrate for the E-Cache if there are no older unissued loads. If a TLB miss is detected, a trap will be taken and the address translation is obtained through a software routine.

The physical address of a store is sent to the Store Buffer during this stage. To avoid pipeline stalls when store data is not immediately available, the store address and data parts are decoupled and sent to the Store Buffer separately.

FLOATING-POINT AND GRAPHICS UNIT: The  $X_2$  stage of the FGU. Execution continues for most operations.

### 2.2.7 Stage 7: $N_2$ Stage

Most floating-point instructions finish their execution during this stage. After  $N_2$ , data can be bypassed to other stages or forwarded to the data portion of the Store Buffer. All loads that have entered the Load Buffer in  $N_1$  continue their progress through the buffer; they will reappear in the pipeline only when the data comes back. Normal dependency checking is performed on all loads, including those in the load buffer.

FLOATING-POINT AND GRAPHICS UNIT: The  $X_3$  stage of the FGU.

### 2.2.8 Stage 8: $N_3$ Stage

UltraSPARC resolves traps at this stage.

### 2.2.9 Stage 9: Write ( $W$ ) Stage

All results are written to the register files (integer and floating-point) during this stage. All actions performed during this stage are irreversible. After this stage, instructions are considered terminated.



## 3.1 Introduction

### 3.1.1 Level-1 Caches

UltraSPARC's Level-1 D-Cache is virtually indexed, physically tagged (VIPT). Virtual addresses are used to index into the D-Cache tag and data arrays while accessing the D-MMU (that is, the dTLB). The resulting tag is compared against the translated physical address to determine D-Cache hits.

A side-effect inherent in a virtual-indexed cache is *address aliasing*; this issue is addressed in Section 5.2.1, "Address Aliasing Flushing," on page 28.

UltraSPARC's Level-1 I-Cache is physically indexed, physically tagged (PIPT). The lowest 13 bits of instruction addresses are used to index into the I-Cache tag and data arrays while accessing the I-MMU (that is, the iTLB). The resulting tag is compared against the translated physical address to determine I-Cache hits.

#### 3.1.1.1 Instruction Cache (I-Cache)

The I-Cache is a 16 Kb pseudo-two-way set-associative cache with 32-byte blocks. The set is predicted based on the next fetch address; thus, only the index bits of an address are necessary to address the cache (that is, the lowest 13 bits, which matches the minimum page size of 8Kb). Instruction fetches bypass the instruction cache under the following conditions:

- When the I-Cache enable or I-MMU enable bits in the LSU\_Control\_Register are clear (see Section A.6, "LSU\_Control\_Register," on page 306)
- When the processor is in RED\_state, or

- When the I-MMU maps the fetch as noncacheable.

The instruction cache snoops stores from other processors or DMA transfers, but it is not updated by stores in the same processor, except for block commit stores (see Section 13.6.4, “Block Load and Store Instructions,” on page 230). The FLUSH instruction can be used to maintain coherency. Block commit stores update the I-Cache but do not flush instructions that have already been prefetched into the pipeline. A FLUSH, DONE, or RETRY instruction can be used to flush the pipeline. For block copies that must maintain I-Cache coherency, it is more efficient to use block commit stores in the loop, followed by a single FLUSH instruction to flush the pipeline.

---

**Note:** The size of each I-Cache set is the same as the page size in UltraSPARC-I and UltraSPARC-II; thus, the virtual index bits equal the physical index bits.

---

### 3.1.1.2 Data Cache (D-Cache)

The D-Cache is a write-through, nonallocating-on-write-miss 16-Kb direct mapped cache with two 16-byte sub-blocks per line. Data accesses bypass the data cache when the D-Cache enable bit in the LSU\_Control\_Register is clear (see Section A.6, “LSU\_Control\_Register,” on page 306). Load misses will not allocate in the D-Cache if the D-MMU enable bit in the LSU\_Control\_Register is clear or the access is mapped by the D-MMU as virtual noncacheable.

---

**Note:** A noncacheable access may access data in the D-Cache from an earlier cacheable access to the same physical block, unless the D-Cache is disabled. Software must flush the D-Cache when changing a physical page from cacheable to noncacheable (see Section 5.2, “Cache Flushing”).

---

### 3.1.2 Level-2 PIPT External Cache (E-Cache)

UltraSPARC's level-2 (external) cache (the E-Cache) is physically indexed, physically tagged (PIPT). This cache has no references to virtual address and context information. The operating system needs no knowledge of such caches after initialization, except for stable storage management and error handling.

Memory accesses must be cacheable in the E-Cache to allow use of UltraSPARC's ECC checking. As a result, there is no E-Cache enable bit in the LSU\_Control\_Register.

Instruction fetches bypass the E-Cache when:

- The I-MMU is disabled, or
- The processor is in RED\_state, or
- The access is mapped by the I-MMU as physically noncacheable

Data accesses bypass the E-Cache when:

- The D-MMU enable bit (DM) in the LSU\_Control\_Register is clear, or
- The access is mapped by the D-MMU as nonphysical cacheable (unless ASI\_PHYS\_USE\_EC is used).

The system must provide a noncacheable, ECC-less scratch memory for use of the booting code until the MMUs are enabled.

The E-Cache is a unified, write-back, allocating, direct-mapped cache. The E-Cache always includes the contents of the I-Cache and D-Cache. The E-Cache size is model dependent (see Table 1-5 on page 10); its line size is 64 bytes.

Block loads and block stores, which load or store a 64-byte line of data from memory to the floating-point register file, do not allocate into the E-Cache, in order to avoid pollution.



## 4.1 Introduction

This chapter describes the UltraSPARC Memory Management Unit as it is seen by the operating system software. The UltraSPARC MMU conforms to the requirements set forth in *The SPARC Architecture Manual, Version 9*.

---

**Note:** The UltraSPARC MMU does not conform to the SPARC-V8 Reference MMU Specification. In particular, the UltraSPARC MMU supports a 44-bit virtual address space, software TLB miss processing only (no hardware page table walk), simplified protection encoding, and multiple page sizes. All of these differ from features required of SPARC-V8 Reference MMUs.

---

## 4.2 Virtual Address Translation

The UltraSPARC MMU supports four page sizes: 8 Kb, 64 Kb, 512 Kb, and 4 Mb. It supports a 44-bit virtual address space, with 41 bits of physical address. During each processor cycle the UltraSPARC MMU provides one instruction and one data virtual-to-physical address translation. In each translation, the virtual page number is replaced by a physical page number, which is concatenated with the page offset to form the full physical address, as illustrated in Figure 4-1 on page 22. (This figure shows the full 64-bit virtual address, even though UltraSPARC supports only 44 bits of VA.)




Figure 4-1 Virtual-to-physical Address Translation for all Page Sizes

UltraSPARC implements a 44-bit virtual address space in two equal halves at the extreme lower and upper portions of the full 64-bit virtual address space. Virtual addresses between  $0000\ 0800\ 0000\ 0000_{16}$  and  $FFFF\ F7FF\ FFFF\ FFFF_{16}$ , inclusive, are termed “out of range” for UltraSPARC and are illegal. (In other words, virtual address bits  $VA<63:43>$  must be either all zeros or all ones.) Figure 4-2 on page 23 illustrates the UltraSPARC virtual address space.




Figure 4-2 UltraSPARC's 44-bit Virtual Address Space, with Hole (Same as Figure 14-2)

---

**Note:** Throughout this document, when virtual address fields are specified as 64-bit quantities, they are assumed to be sign-extended based on VA<43>.

---

The operating system maintains translation information in a data structure called the Software Translation Table. The I- and D-MMU each contain a hardware Translation Lookaside Buffer (iTLB and dTLB); these act as independent caches of the Software Translation Table, providing one-cycle translation for the more frequently accessed virtual pages.

Figure 4-3 on page 24 shows a general software view of the UltraSPARC MMU. The TLBs, which are part of the MMU hardware, are small and fast. The Software Translation Table, which is kept in memory, is likely to be large and complex. The Translation Storage Buffer (TSB), which acts like a direct-mapped cache, is the interface between the two. The TSB can be shared by all processes running on a processor, or it can be process specific. The hardware does not require any particular scheme.

The term "TLB hit" means that the desired translation is present in the MMU's on-chip TLB. The term "TLB miss" means that the desired translation is not present in the MMU's on-chip TLB. On a TLB miss the MMU immediately traps to software for TLB miss processing. The TLB miss handler has the option of filling the TLB by any means available, but it is likely to take advantage of the TLB miss support features provided by the MMU, since the TLB miss handler is time critical code. Hardware support is described in Section 6.3.1, "Hardware Support for TSB Access," on page 45.




Figure 4-3 Software View of the UltraSPARC MMU

Aliasing between pages of different size (when multiple VAs map to the same PA) may take place, as with the SPARC-V8 Reference MMU. The reverse case, when multiple mappings from one VA/context to multiple PAs produce a multiple TLB match, is not detected in hardware; it produces undefined results.

---

**Note:** The hardware ensures the physical reliability of the TLB on multiple matches.

---

## *Section II— Going Deeper*

---



5. Cache and Memory Interactions .....	27
6. MMU Internal Architecture .....	41
7. UltraSPARC External Interfaces .....	73
8. Address Spaces, ASIs, ASRs, and Traps .....	145
9. Interrupt Handling .....	161
10. Reset and RED_state .....	169
11. Error Handling .....	175



## 5.1 Introduction

This chapter describes various interactions between the caches and memory, and the management processes that an operating system must perform to maintain data integrity in these cases. In particular, it discusses:

- When and how to invalidate one or more cache entries
- The differences between cacheable and non-cacheable accesses
- The ordering and synchronization of memory accesses
- Accesses to addresses that cause side effects (I/O accesses)
- Non-faulting loads
- Instruction prefetching
- Load and store buffers

This chapter only address coherence in a uniprocessor environment. For more information about coherence in multi-processor environments, see Chapter 15, “SPARC-V9 Memory Models.”

## 5.2 Cache Flushing

Data in the level-1 (read-only or write-through) caches can be flushed by invalidating the entry in the cache. Modified data in the level-2 (writeback) cache must be written back to memory when flushed.

Cache flushing is required in the following cases:

**I-Cache:**

Flush is needed before executing code that is modified by a local store instruction other than block commit store, see Section 3.1.1.1, "Instruction Cache (I-Cache)." This is done with the FLUSH instruction or using ASI accesses. See Section A.7, "I-Cache Diagnostic Accesses," on page 309. When ASI accesses are used, software must ensure that the flush is done on the same processor as the stores that modified the code space.

**D-Cache:**

Flush is needed when a physical page is changed from (virtually) cacheable to (virtually) noncacheable, or when an illegal address alias is created (see Section 5.2.1, "Address Aliasing Flushing," on page 28). This is done with a displacement flush (see Section 5.2.3, "Displacement Flushing," on page 29) or using ASI accesses. See Section A.8, "D-Cache Diagnostic Accesses," on page 314.

**E-Cache:**

Flush is needed for stable storage. Examples of stable storage include battery-backed memory and transaction logs. This is done with either a displacement flush (see Section 5.2.3, "Displacement Flushing," on page 29) or a store with `ASI_BLK_COMMIT_{PRIMARY,SECONDARY}`. Flushing the E-Cache will flush the corresponding blocks from the I- and D-Caches, because UltraSPARC maintains inclusion between the external and internal caches. See Section 5.2.2, "Committing Block Store Flushing," on page 29.

## 5.2.1 Address Aliasing Flushing

A side-effect inherent in a virtual-indexed cache is *illegal address aliasing*. Aliasing occurs when multiple virtual addresses map to the same physical address. Since UltraSPARC's D-Cache is indexed with the virtual address bits and is larger than the minimum page size, it is possible for the different aliased virtual addresses to end up in different cache blocks. Such aliases are illegal because updates to one cache block will not be reflected in aliased cache blocks.

Normally, software avoids illegal aliasing by forcing aliases to have the same address bits (*virtual color*) up to an *alias boundary*. For UltraSPARC, the minimum alias boundary is 16Kb; this size may increase in future designs. When the alias boundary is violated, software must flush the D-Cache if the page was virtual cacheable. In this case, only one mapping of the physical page can be allowed in the D-MMU at a time. Alternatively, software can turn off virtual caching of illegally aliased pages. This allows multiple mappings of the alias to be in the D-MMU and avoids flushing the D-Cache each time a different mapping is referenced.

---

**Note:** A change in virtual color when allocating a free page does not require a D-Cache flush, because the D-Cache is write-through.

---

### 5.2.2 Committing Block Store Flushing

In UltraSPARC, stable storage must be implemented by software cache flush. Data that is present and modified in the E-Cache must be written back to the stable storage.

UltraSPARC implements two ASIs (ASI\_BLK\_COMMIT\_{PRIMARY,SECONDARY}) to perform these writebacks efficiently when software can ensure exclusive write access to the block being flushed. Using these ASIs, software can write back data from the floating-point registers to memory and invalidate the entry in the cache. The data in the floating-point registers must first be loaded by a block load instruction. A MEMBAR #Sync instruction is needed to ensure that the flush is complete. See also Section 13.6.4, “Block Load and Store Instructions,” on page 230.

### 5.2.3 Displacement Flushing

Cache flushing also can be accomplished by a displacement flush. This is done by reading a range of read-only addresses that map to the corresponding cache line being flushed, forcing out modified entries in the local cache. Care must be taken to ensure that the range of read-only addresses is mapped in the MMU before starting a displacement flush, otherwise the TLB miss handler may put new data into the caches.

---

**Note:** Diagnostic ASI accesses to the E-Cache can be used to invalidate a line, but they are generally not an alternative to displacement flushing. Modified data in the E-Cache will not be written back to memory using these ASI accesses. See Section A.9, “E-Cache Diagnostics Accesses,” on page 315.

---

## 5.3 Memory Accesses and Cacheability

---

**Note:** Atomic load-store instructions are treated as both a load and a store; they can be performed only in cacheable address spaces.

---

### 5.3.1 Coherence Domains

Two types of memory operations are supported in UltraSPARC: cacheable and noncacheable accesses, as indicated by the page translation. Cacheable accesses are inside the coherence domain; noncacheable accesses are outside the coherence domain.

SPARC-V9 does not specify memory ordering between cacheable and noncacheable accesses. In TSO mode, UltraSPARC maintains TSO ordering, regardless of the cacheability of the accesses. For SPARC-V9 compatibility while in PSO or RMO mode, a MEMBAR #Lookaside should be used between a store and a subsequent load to the same noncacheable address. See Section 8, "Memory Models," in *The SPARC Architecture Manual, Version 9* for more information about the SPARC-V9 memory models.

---

**Note:** On UltraSPARC, a MEMBAR #Lookaside executes more efficiently than a MEMBAR #StoreLoad.

---

#### 5.3.1.1 Cacheable Accesses

Accesses that fall within the coherence domain are called cacheable accesses. They are implemented in UltraSPARC with the following properties:

- Data resides in real memory locations.
- They observe supported cache coherence protocol(s).
- The unit of coherence is 64 bytes.

#### 5.3.1.2 Non-Cacheable and Side-Effect Accesses

Accesses that are outside the coherence domain are called noncacheable accesses. Some of these memory (-mapped) locations may have side-effects when accessed. They are implemented in UltraSPARC with the following properties:

- Data may or may not reside in real memory locations.
- Accesses may result in program-visible side-effects; for example, memory-mapped I/O control registers in a UART may change state when read.
- They may not observe supported cache coherence protocol(s).
- The smallest unit in each transaction is a single byte.

Noncacheable accesses with the E-bit set (that is, those having side-effects) are all strongly ordered with respect to other noncacheable accesses with the E-bit set. In addition, store buffer compression is disabled for these accesses. Speculative loads with the E-bit set cause a *data\_access\_exception* trap (with SFSR.FT=2, speculative load to page marked with E-bit).

---

**Note:** The side-effect attribute does not imply noncacheability.

---

### 5.3.1.3 Global Visibility and Memory Ordering

A memory access is considered globally visible when it has been acknowledged by the system. In order to ensure the correct ordering between the cacheable and noncacheable domains, explicit memory synchronization is needed in the form of MEMBARs or atomic instructions. Code Example 5-1 illustrates the issues involved in mixing cacheable and noncacheable accesses.

#### Code Example 5-1 Memory Ordering and MEMBAR Examples

Assume that all accesses go to non-side-effect memory locations.

Process A:

```
While (1)
{
    Store D1:data produced
1  MEMBAR #StoreStore (needed in PSO, RMO)
    Store F1:set flag
    While F1 is set (spin on flag)
        Load F1
2  MEMBAR #LoadLoad | #LoadStore (needed in RMO)
    Load D2
}
```

Process B:

```
While (1)
{
    While F1 is cleared (spin on flag)
        Load F1
2  MEMBAR #LoadLoad | #LoadStore (needed in RMO)
    Load D1
    Store D2
1  MEMBAR #StoreStore (needed in PSO, RMO)
    Store F1:clear flag
}
```

---

**Note:** A MEMBAR #MemIssue or MEMBAR #Sync is needed if ordering of cacheable accesses following noncacheable accesses must be maintained in PSO or RMO.

---

Due to load and store buffers implemented in UltraSPARC, the above example may not work in PSO and RMO modes without the MEMBARs shown in the program segment.

In TSO mode, loads and stores (except block stores) cannot pass earlier loads, and stores cannot pass earlier stores; therefore, no MEMBAR is needed.

In PSO mode, loads are completed in program order, but stores are allowed to pass earlier stores; therefore, only the MEMBAR at #1 is needed between updating data and the flag.

In RMO mode, there is no implicit ordering between memory accesses; therefore, the MEMBARs at both #1 and #2 are needed.

### 5.3.2 Memory Synchronization: MEMBAR and FLUSH

The MEMBAR (STBAR in SPARC-V8) and FLUSH instructions are provide for explicit control of memory ordering in program execution. MEMBAR has several variations; their implementations in UltraSPARC are described below. See Section A.31, "Memory Barrier," Section 8.4.3, "The MEMBAR Instruction," and Section J, "Programming With the Memory Models," in *The SPARC Architecture Manual, Version 9* for more information.

#### 5.3.2.1 MEMBAR #LoadLoad

Forces all loads after the MEMBAR to wait until all loads before the MEMBAR have reached global visibility.

#### 5.3.2.2 MEMBAR #StoreLoad

Forces all loads after the MEMBAR to wait until all stores before the MEMBAR have reached global visibility.

#### 5.3.2.3 MEMBAR #LoadStore

Forces all stores after the MEMBAR to wait until all loads before the MEMBAR have reached global visibility.

### 5.3.2.4 MEMBAR #StoreStore and STBAR

Forces all stores after the MEMBAR to wait until all stores before the MEMBAR have reached global visibility.

---

**Note:** STBAR has the same semantics as MEMBAR #StoreStore; it is included for SPARC-V8 compatibility.

---



---

**Note:** The above four MEMBARs do not guarantee ordering between cacheable accesses after noncacheable accesses.

---

### 5.3.2.5 MEMBAR #Lookaside

SPARC-V9 provides this variation for implementations having virtually tagged store buffers that do not contain information for snooping.

---

**Note:** For SPARC-V9 compatibility, this variation should be used before issuing a load to an address space that cannot be snooped.

---

### 5.3.2.6 MEMBAR #MemIssue

Forces all outstanding memory accesses to be *completed* before any memory access instruction after the MEMBAR is issued. It must be used to guarantee ordering of cacheable accesses following non-cacheable accesses. For example, I/O accesses must be followed by a MEMBAR #MemIssue before subsequent cacheable stores; this ensures that the I/O accesses reach global visibility before the cacheable stores after the MEMBAR.

---

**Note:** MEMBAR #MemIssue is different from the combination of MEMBAR #LoadLoad | #LoadStore | #StoreLoad | #StoreStore. MEMBAR #MemIssue orders cacheable and noncacheable domains; it prevents memory accesses after it from issuing until it completes.

---

### 5.3.2.7 MEMBAR #Sync (Issue Barrier)

Forces all outstanding instructions and all deferred errors to be completed before any instructions after the MEMBAR are issued.

---

**Note:** MEMBAR #Sync is a costly instruction; unnecessary usage may result in substantial performance degradation.

---

### 5.3.2.8 Self-Modifying Code (FLUSH)

The SPARC-V9 instruction set architecture does not guarantee consistency between code and data spaces. A problem arises when code space is dynamically modified by a program writing to memory locations containing instructions. LISP programs and dynamic linking require this behavior. SPARC-V9 provides the FLUSH instruction to synchronize instruction and data memory after code space has been modified.

In UltraSPARC, a FLUSH behaves like a store instruction for the purpose of memory ordering. In addition, all instruction (pre-)fetch buffers are invalidated. The issue of the FLUSH instruction is delayed until previous (cacheable) stores are completed. Instruction (pre-)fetch resumes at the instruction immediately after the FLUSH.

### 5.3.3 Atomic Operations

SPARC-V9 provides three atomic instructions to support mutual exclusion. These instructions behave like both a load and a store, but the operations are carried out indivisibly. Atomic instructions may be used only in the cacheable domain.

An atomic access with a restricted ASI in unprivileged mode (PSTATE.PRIV=0) causes a *privileged\_action* trap. An atomic access with a noncacheable address causes a *data\_access\_exception* trap (with SFSR.FT=4, atomic to page marked non-cacheable). An atomic access with an unsupported ASI causes a *data\_access\_exception* trap (with SFSR.FT=8, illegal ASI value or virtual address). Table 5-1 lists the ASIs that support atomic accesses.

Table 5-1 ASIs that Support SWAP, LDSTUB, and CAS

ASI Name	Access
ASI_NUCLEUS{_LITTLE}	Restricted
ASI_AS_IF_USER_PRIMARY{_LITTLE}	Restricted
ASI_AS_IF_USER_SECONDARY{_LITTLE}	Restricted
ASI_PRIMARY{_LITTLE}	Unrestricted
ASI_SECONDARY{_LITTLE}	Unrestricted
ASI_PHYS_USE_EC{_LITTLE}	Unrestricted

---

**Note:** Atomic accesses with non-faulting ASIs are not allowed, because these ASIs have the load-only attribute.

---

### 5.3.3.1 SWAP Instruction

SWAP atomically exchanges the lower 32 bits in an integer register with a word in memory. This instruction is issued only after store buffers are empty. Subsequent loads interlock on earlier SWAPs. A cache miss will allocate the corresponding line.

---

**Note:** If a page is marked as virtually-non-cacheable but physically cacheable, allocation is done to the E-Cache only.

---

### 5.3.3.2 LDSTUB Instruction

LDSTUB behaves like SWAP, except that it loads a byte from memory into an integer register and atomically writes all ones ( $FF_{16}$ ) into the addressed byte.

### 5.3.3.3 Compare and Swap (CASX) Instruction

Compare-and-swap combines a load, compare, and store into a single atomic instruction. It compares the value in an integer register to a value in memory; if they are equal, the value in memory is swapped with the contents of a second integer register. All of these operations are carried out atomically; in other words, no other memory operation may be applied to the addressed memory location until the entire compare-and-swap sequence is completed.

### 5.3.4 Non-Faulting Load

A non-faulting load behaves like a normal load, except that:

- It does not allow side-effect access. An access with the E-bit set causes a *data\_access\_exception* trap (with SFSR.FT=2, Speculative Load to page marked E-bit).
- It can be applied to a page with the NFO-bit set; other types of accesses will cause a *data\_access\_exception* trap (with SFSR.FT=10<sub>16</sub>, Normal access to page marked NFO).

Non-faulting loads are issued with ASI\_PRIMARY\_NO\_FAULT{LITTLE}, or ASI\_SECONDARY\_NO\_FAULT{LITTLE}. A store with a NO\_FAULT ASI causes a *data\_access\_exception* trap (with SFSR.FT=8, Illegal RW).

When a non-faulting load encounters a TLB miss, the operating system should attempt to translate the page. If the translation results in an error (for example, address out of range), a 0 is returned and the load completes silently.

Typically, optimizers use non-faulting loads to move loads before conditional control structures that guard their use. This technique potentially increases the distance between a load of data and the first use of that data, in order to hide latency; it allows for more flexibility in code scheduling. It also allows for improved performance in certain algorithms by removing address checking from the critical code path.

For example, when following a linked list, non-faulting loads allow the null pointer to be accessed safely in a read-ahead fashion if the OS can ensure that the page at virtual address  $0_{16}$  is accessed with no penalty. The NFO (non-fault access only) bit in the MMU marks pages that are mapped for safe access by non-faulting loads, but can still cause a trap by other, normal accesses. This allows programmers to trap on wild pointer references (many programmers count on an exception being generated when accessing address  $0_{16}$  to debug code) while benefiting from the acceleration of non-faulting access in debugged library routines.

### 5.3.5 PREFETCH Instructions

Table 5-2 shows which UltraSPARC models support the PREFETCH{A} instructions.

Table 5-2 PREFETCH{A} Instruction Support

	UltraSPARC-I	UltraSPARC-II
PREFETCH{A}		✓

UltraSPARC models that do not support PREFETCH treat it as a NOP.

#### 5.3.5.1 PREFETCH Behavior and Limitations

UltraSPARC processors that do support PREFETCH behave in the following ways:

- All PREFETCH instructions are enqueued on the load buffer, except as noted below.

- Some conditions, noted below, cause an otherwise supported PREFETCH to be treated as a NOP and removed from the load buffer when it reaches the front of the queue.
- No PREFETCH will cause a trap except:
  - PREFETCH with  $fcn=5..15$  causes an *illegal\_instruction* trap, as defined in *The SPARC Architecture Manual, Version 9*.
  - Watchpoint, as defined in Section A.5, “Watchpoint Support,” on page 304.
- Any PREFETCHA that specifies an internal ASI in the following ranges is not enqueued on the load buffer and is not executed:
  - $40_{16}..4F_{16}$ ,  $50_{16}..5F_{16}$ ,  $60_{16}..6F_{16}$ ,  $76_{16}$ ,  $77_{16}$
- The following conditions cause a PREFETCH{A} to be treated as a NOP:
  - PREFECTH with  $fcn=16..31$ , as defined in *The SPARC Architecture Manual, Version 9*.
  - A *data\_access\_MMU\_miss* exception
  - D-MMU disabled
  - For PREFETCHA, any ASI other than the following  $04_{16}$ ,  $0C_{16}$ ,  $10_{16}$ ,  $11_{16}$ ,  $18_{16}$ ,  $19_{16}$ ,  $80_{16}..83_{16}$ ,  $88_{16}..8B_{16}$
  - Attempt to PREFETCH to a noncacheable page
- Alignment is not checked on PREFETCH{A}. The 5 least significant address are ignored.

### 5.3.5.2 Implemented *fcn* Values

Table 5-3 lists the supported values for *fcn* and their meanings.

Table 5-3 PREFETCH{A} Variants

<i>fcn</i>	Prefetch Function
0	Prefetch for several reads
1	Prefetch for one read
2	Prefetch page
3	Prefetch for several writes
4	Prefetch for one write
5..15	<i>illegal_instruction</i> trap
16..31	NOP

For more information, including an enumeration of the bus transaction the each *fcn* value causes, see Section 14.4.5, “PREFETCH{A} (Impdep #103, 117),” on page 248.

### 5.3.6 Block Loads and Stores

Block load and store instructions work like normal floating-point load and store instructions, except that the data size (granularity) is 64 bytes per transfer. See Section 13.6.4, “Block Load and Store Instructions,” on page 230 for a full description of the instructions.

### 5.3.7 I/O and Accesses with Side-effects

I/O locations may not behave with memory semantics. Loads and stores may have side-effects; for example, a read access may clear a register or pop an entry off a FIFO. A write access may set a register address port so that the next access to that address will read or write a particular internal registers, etc. Such devices are considered order sensitive. Also, such devices may only allow accesses of a fixed size, so store buffer merging of adjacent stores or stores within a 16-byte region will cause an access error.

The UltraSPARC MMU includes an attribute bit (the E-Bit) in each page translation, which, when set, indicates that access to this page cause side effects. Accesses other than block loads or stores to pages that have this bit set have the following behavior:

- Noncacheable accesses are strongly ordered with respect to each other
- Noncacheable loads with the E-bit set will not be issued until all previous control transfers (including exceptions) are resolved.
- Store buffer compression is disabled for noncacheable accesses.
- Non-faulting loads are not allowed and will cause a *data\_access\_exception* trap (with SFSR.FT = 2, speculative load to page marked E-bit).
- A MEMBAR may be needed between side-effect and non-side-effect accesses while in PSO and RMO modes.

### 5.3.8 Instruction Prefetch to Side-Effect Locations

UltraSPARC does instruction prefetching and follows branches that it predicts will be taken. Addresses mapped by the I-MMU may be accessed even though they are not actually executed by the program. Normally, locations with side effects or those that generate time-outs or bus errors will not be mapped by the I-MMU, so prefetching will not cause problems. When running with the I-MMU disabled, however, software must avoid placing data in the path of a control transfer instruction target or sequentially following a trap or conditional branch instruction. Data can be placed sequentially following the delay slot of a BA(pt),

CALL, or JMPL instruction. Instructions should not be placed within 256 bytes of locations with side effects. See Section 16.2.10, “Return Address Stack (RAS),” on page 272 for other information about JMPLs and RETURNS.

### 5.3.9 Instruction Prefetch When Exiting RED\_state

Exiting RED\_state by writing 0 to PSTATE.RED in the delay slot of a JMPL is not recommended. A noncacheable instruction prefetch may be made to the JMPL target, which may be in a cacheable memory area. This may result in a bus error on some systems, which will cause an *instruction\_access\_error* trap. The trap can be masked by setting the NCEEN bit in the ESTATE\_ERR\_EN register to zero, but this will mask all non-correctable error checking. To avoid this problem exit RED\_state with DONE or RETRY, or with a JMPL to a noncacheable target address.

### 5.3.10 UltraSPARC Internal ASIs

ASIs in the ranges  $46_{16}..6F_{16}$  and  $76_{16}..7F_{16}$  are used for accessing internal UltraSPARC states. Stores to these ASIs do not follow the normal memory model ordering rules. Correct operation requires the following:

- A MEMBAR #Sync is needed after an internal ASI store other than MMU ASIs before the point that side effects must be visible. This MEMBAR must precede the next load or noninternal store. The MEMBAR also must be in or before the delay slot of a delayed control transfer instruction of any type. This is necessary to avoid corrupting data.
- A FLUSH, DONE, or RETRY is needed after an internal store to the MMU ASIs (ASI  $50_{16}..52_{16}$ ,  $54_{16}..5F_{16}$ ) or to the IC bit in the LSU control register before the point that side effects must be visible. Stores to D-MMU registers other than the context ASIs may also use a MEMBAR #Sync. One of these instructions must precede the next load or noninternal store. They also must be in or before the delay slot of a delayed control transfer instruction. This is necessary to avoid corrupting data.

## 5.4 Load Buffer

The load buffer allows the load and execution pipelines in UltraSPARC to be decoupled; thus, loads that cannot return data immediately will not stall the pipeline, but rather, will be buffered until they can return data. For example, when a load misses the on-chip D-Cache and must access the E-Cache, the load will be placed in the load buffer and the execution pipelines will continue moving as

long as they do not require the register that is being loaded. An instruction that attempts to use the data that is being loaded by an instruction in the load buffer is called a 'use' instruction.

The pipelines are not fully decoupled, because UltraSPARC still supports the notion of precise traps, and loads that are younger than a trapping instruction must not execute, except in the case of deferred traps. Loads themselves can take precise traps, when exceptions are detected in the pipeline. For example, address misalignment or access violations detected in the translation process will both be reported as precise traps. However, when a load has a hardware problem on the external bus (for example, a parity error), it will generate a deferred trap, since younger instructions, unblocked by the D-Cache miss, could have been retired and modified the machine state. This may result in termination of the user thread or reset. UltraSPARC does not support recovery from such hardware errors, and they are fatal. See Chapter 11.1 , "Error Handling."

## ***5.5 Store Buffer***

All store operations (including atomic and STA instructions) and barriers or store completion instructions (MEMBAR and STBAR) are entered into the Store Buffer.

### ***5.5.1 Stores Delayed by Loads***

The store buffer normally has lower priority than the load buffer when arbitrating for the D-Cache or E-Cache, since returning load data is usually more critical than store completion. To ensure that stores complete in a finite amount of time as required by SPARC-V9, UltraSPARC eventually will raise the store buffer priority above load buffer priority if the store buffer is continually locked out by subsequent loads (other than internal ASI loads). Software using a load spin loop to wait for a signal from another processor following a store that signals that processor will wait for the store to time out in the store buffer. For this type of code, it is more efficient to put a MEMBAR #StoreLoad between the store and the load spin loop.

### ***5.5.2 Store Buffer Compression***

Consecutive non-side-effect stores may be combined into aligned 16-byte entries in the store buffer to improve store bandwidth. Cacheable stores can only be compressed with adjacent cacheable stores, Likewise, noncacheable stores can only be compressed with adjacent noncacheable stores. In order to maintain strong ordering for I/O accesses, stores with the side-effect attribute (E-bit set) cannot be combined with any other stores.

## 6.1 Introduction

This chapter provides detailed information about the UltraSPARC Memory Management Unit. It describes the internal architecture of the MMU and how to program it.

## 6.2 Translation Table Entry (TTE)

The Translation Table Entry, illustrated in Figure 6-1, is the UltraSPARC equivalent of a SPARC-V8 page table entry; it holds information for a single page mapping. The TTE is broken into two 64-bit words, representing the tag and data of the translation. Just as in a hardware cache, the tag is used to determine whether there is a hit in the TSB. If there is a hit, the data is fetched by software.




Figure 6-1 Translation Table Entry (TTE) (from TSB)

- G:** Global. If the Global bit is set, the Context field of the TTE is ignored during hit detection. This allows any page to be shared among all (user or supervisor) contexts running in the same processor. The Global bit is duplicated in the TTE tag and data to optimize the software miss handler.

**Context:** The 13-bit context identifier associated with the TTE.

**VA\_tag<63:22>**: Virtual Address Tag. The virtual page number. Bits 21 through 13 are not maintained in the tag, since these bits are used to index the smallest direct-mapped TSB of 64 entries.

---

**Note:** Software must sign-extend bits VA\_tag<63:44> to form an in-range VA.

---

**V:** Valid: If the Valid bit is set, the remaining fields of the TTE are meaningful. Note that the explicit Valid bit is redundant with the software convention of encoding an invalid TTE with an unused context. The encoding of the context field is necessary to cause a failure in the TTE tag comparison, while the explicit Valid bit in the TTE data simplifies the TLB miss handler.

**Size:** The page size of this entry, encoded as shown in the following table.

Table 6-1 Size Field Encoding (from TTE)

Size<1:0>	Page Size
00	8 Kb
01	64 Kb
10	512 Kb
11	4 Mb

**NFO:** No-Fault-Only. If this bit is set, loads with ASI\_PRIMARY\_NO\_FAULT{LITTLE}, ASI\_SECONDARY\_NO\_FAULT{LITTLE} are translated. Any other access will trap with a *data\_access\_exception* trap (FT=10<sub>16</sub>). The NFO-bit in the I-MMU is read as zero and ignored when written. If this bit is set before loading the TTE into the TLB, the iTLB miss handler should generate an error.

**IE:** Invert Endianness. If this bit is set, accesses to the associated page are processed with inverse endianness from what is specified by the instruction (big-for-little and little-for-big). See Section 6.6, “ASI Value, Context, and Endianness Selection for Translation,” on page 52 for details. In the I-MMU this bit is read as zero and ignored when written.

---

**Note:** This bit is intended to be set primarily for noncacheable accesses. The performance of cacheable accesses will be degraded as if the access had missed the D-Cache.

---

**Soft<5:0>, Soft2<8:0>**: Software-defined fields, provided for use by the operating system. The Soft and Soft2 fields may be written with any value; they read as zero.

**Diag**: Used by diagnostics to access the redundant information held in the TLB structure. Diag<0>=Used bit, Diag<3:1>=RAM size bits, Diag<6:4>=CAM size bits. (Size bits are 3-bit encoded as 000=8K, 001=64K, 011=512K, 111=4M.) The size bits are read-only; the Used bit is read/write. All other Diag bits are *reserved*.

**PA<40:13>**: The physical page number. Page offset bits for larger page sizes (PA<15:13>, PA<18:13>, and PA<21:13> for 64Kb, 512Kb, and 4Mb pages, respectively) are stored in the TLB and returned for a Data Access read, but ignored during normal translation.

**L**: Lock. If this bit is set, the TTE entry will be “locked down” when it is loaded into the TLB; that is, if this entry is valid, it will not be replaced by the automatic replacement algorithm invoked by an ASI store to the Data In register. The lock bit has no meaning for an invalid entry. Arbitrary entries may be locked down in the TLB. Software must ensure that at least one entry is not locked when replacing a TLB entry, otherwise the last TLB entry will be replaced.

**CP, CV**: The cacheable-in-physically-indexed-cache and cacheable-in-virtually-indexed-cache bits determine the placement of data in UltraSPARC caches, according to Table 6-2. The MMU does not operate on the cacheable bits, but merely passes them through to the cache subsystem. The CV-bit in the I-MMU is read as zero and ignored when written.

Table 6-2 Cacheable Field Encoding (from TSB)

Cacheable {CP, CV}	Meaning of TTE When Placed in:	
	iTLB (I-Cache PA-Indexed)	dTLB (D-Cache VA-Indexed)
0x	Non-cacheable	Non-cacheable
10	Cacheable E-Cache, I-Cache	Cacheable E-Cache only
11	Cacheable E-Cache, I-Cache	Cacheable E-Cache, D-Cache

**E**: Side-effect. If this bit is set, speculative loads and FLUSHes will trap for addresses within the page, noncacheable memory accesses other than block loads and stores are strongly ordered against other E-bit accesses, and noncacheable stores are not merged. This bit should be set for pages that map I/O devices having side-effects. Note, however, that the E-bit does not prevent normal instruction prefetching. The E-bit in the I-MMU is read as zero and ignored when written.

---

**Note:** The E-bit does not force an uncacheable access. It is expected, but not required, that the CP and CV bits will be set to zero when the E-bit is set.

---

- P:** Privileged. If the P bit is set, only the supervisor can access the page mapped by the TTE. If the P bit is set and an access to the page is attempted when PSTATE.PRIV=0, the MMU will signal an *instruction\_access\_exception* or *data\_access\_exception* trap (FT=1<sub>16</sub>).
- W:** Writable. If the W bit is set, the page mapped by this TTE has write permission granted. Otherwise, write permission is not granted and the MMU will cause a *data\_access\_protection* trap if a write is attempted. The W-bit in the I-MMU is read as zero and ignored when written.
- G:** Global. This bit must be identical to the Global bit in the TTE tag. Similar to the case of the Valid bit, the Global bit in the TTE tag is necessary for the TSB hit comparison, while the Global bit in the TTE data facilitates the loading of a TLB entry.

**Compatibility Note:**

Referenced and Modified bits are maintained by software. The Global, Privileged, and Writable fields replace the 3-bit ACC field of the SPARC-V8 Reference MMU Page Translation Entry.

### 6.3 Translation Storage Buffer (TSB)

The TSB is an array of TTEs managed entirely by software. It serves as a cache of the Software Translation Table, used to quickly reload the TLB in the event of a TLB miss. The discussion in this section assumes the use of the hardware support for TSB access described in Section 6.3.1, "Hardware Support for TSB Access," on page 45, although the operating system is not required to make use of this support hardware.

Inclusion of the TLB entries in the TSB is not required; that is, translation information may exist in the TLB that is not present in the TSB.

The TSB is arranged as a direct-mapped cache of TTEs. The UltraSPARC MMU provides precomputed pointers into the TSB for the 8 Kb and 64 Kb page TTEs. In each case, *N* least significant bits of the respective virtual page number are used as the offset from the TSB base address, with *N* equal to log base 2 of the number of TTEs in the TSB.

A bit in the TSB register allows the TSB 64 Kb pointer to be computed for the case of common or split 8 Kb/64 Kb TSB(s).

No hardware TSB indexing support is provided for the 512 Kb and 4 Mb page TTEs. Since the TSB is entirely software managed, however, the operating system may choose to place these larger page TTEs in the TSB by forming the appropriate pointers. In addition, simple modifications to the 8 Kb and 64 Kb index pointers provided by the hardware allow formation of an M-way set-associative TSB, multiple TSBs per page size, and multiple TSBs per process.

The TSB exists as a normal data structure in memory, and therefore may be cached. Indeed, the speed of the TLB miss handler relies on the TSB accesses hitting the level-2 cache at a substantial rate. This policy may result in some conflicts with normal instruction and data accesses, but the dynamic sharing of the level-2 cache resource should provide a better overall solution than that provided by a fixed partitioning.

Figure 6-2 shows both the common and shared TSB organization. The constant  $N$  is determined by the Size field in the TSB register; it may range from 512 to 64K.




Figure 6-2 TSB Organization

### 6.3.1 Hardware Support for TSB Access

The MMU hardware provides services to allow the TLB miss handler to efficiently reload a missing TLB entry for an 8 Kb or 64 Kb page. These services include:

- Formation of TSB Pointers based on the missing virtual address.
- Formation of the TTE Tag Target used for the TSB tag comparison.
- Efficient atomic write of a TLB entry with a single store ASI operation.
- Alternate globals on MMU-signalled traps.

A typical TLB miss and refill sequence is as follows:

1. A TLB miss causes either an *instruction\_access\_MMU\_miss* or a *data\_access\_MMU\_miss* exception.
2. The appropriate TLB miss handler loads the TSB Pointers and the TTE Tag Target with loads from the MMU alternate space
3. Using this information, the TLB miss handler checks to see if the desired TTE exists in the TSB. If so, the TTE Data is loaded into the TLB Data In register to initiate an atomic write of the TLB entry chosen by the replacement algorithm.
4. If the TTE does not exist in the TSB, the TLB miss handler jumps to a more sophisticated (and slower) TSB miss handler.

The virtual address used in the formation of the pointer addresses comes from the Tag Access register, which holds the virtual address and context of the load or store responsible for the MMU exception. See Section 6.9, "MMU Internal Registers and ASI Operations," on page 55. (Note that there are no separate physical registers in UltraSPARC hardware for the Pointer registers, but rather they are implemented through a dynamic re-ordering of the data stored in the Tag Access and the TSB registers.)

Pointers are provided by hardware for the most common cases of 8 Kb and 64 Kb page miss processing. These pointers give the virtual addresses where the 8 Kb and 64 Kb TTEs would be stored if either is present in the TSB.

*N* is defined to be the TSB\_Size field of the TSB register; it ranges from 0 to 7. Note that TSB\_Size refers to the size of each TSB when the TSB is split.

For a shared TSB (TSB register split field=0):

$$8K\_POINTER = TSB\_Base<63:13+N> \square VA<21+N:13> \square 0000$$

$$64K\_POINTER = TSB\_Base<63:13+N> \square VA<24+N:16> \square 0000$$

For a split TSB (TSB register split field=1):

$$8K\_POINTER = TSB\_Base<63:14+N> \square 0 \square VA<21+N:13> \square 0000$$

$$64K\_POINTER = TSB\_Base<63:14+N> \square 1 \square VA<24+N:16> \square 0000$$

For a more detailed description of the pointer logic with pseudo-code and hardware implementation, see Section 6.11.3, "TSB Pointer Logic Hardware Description," on page 70.

The TSB Tag Target (described in Section 6.9, “MMU Internal Registers and ASI Operations,” on page 55) is formed by aligning the missing access VA (from the Tag Access register) and the current context to positions found in the description of the TTE tag. This allows an XOR instruction for TSB hit detection.

These items must be locked in the TLB to avoid an error condition: TLB-miss handler, TSB and linked data, asynchronous trap handlers and data.

These items must be locked in the TSB (not necessarily the TLB) to avoid an error condition: TSB-miss handler and data, interrupt-vector handler and data.

### 6.3.2 Alternate Global Selection During TLB Misses

In the SPARC-V9 normal trap mode, the software is presented with an alternate set of global registers in the integer register file. UltraSPARC provides an additional feature to facilitate fast handling of TLB misses. For the following traps, the trap handler is presented with a special set of MMU globals: *fast\_{instruction,data}\_access\_MMU\_miss*, *{instruction,data}\_access\_exception*, and *fast\_data\_access\_protection*. The *privileged\_action* and *\*mem\_address\_not\_aligned* traps use the normal alternate global registers.

Compatibility Note:

The UltraSPARC MMU performs no hardware table walking. The MMU hardware never directly reads or writes the TSB.

## 6.4 MMU-Related Faults and Traps

Table 6-3 lists the traps recorded by the MMU.

Table 6-3 MMU Traps

Trap Name	Trap Cause	Registers Updated (Stored State in MMU)			
		I-SFSR	I-Tag Access	D-SFSR, SFAR	D-Tag Access
<i>fast_instruction_access_MMU_miss</i>	iTLB miss		✓		
<i>instruction_access_exception</i>	Several (see below)	✓	✓ <sup>1</sup>		
<i>fast_data_access_MMU_miss</i>	dTLB miss				✓
<i>data_access_exception</i>	Several (see below)			✓	✓
<i>fast_data_access_protection</i>	Protection violation			✓	✓
<i>privileged_action</i>	Use of privileged ASI			✓	
<i>*_watchpoint</i>	Watchpoint hit			✓	
<i>*_mem_address_not_aligned</i>	Misaligned mem op			✓	

<sup>1</sup> Contents undefined if *instruction\_access\_exception* is due to virtual address out of range.

---

**Note:** The *fast\_instruction\_access\_MMU\_miss*, *fast\_data\_access\_MMU\_miss*, and *fast\_data\_access\_protection* traps are generated instead of *instruction\_access\_MMU\_miss*, *data\_access\_MMU\_miss*, and *data\_access\_protection* traps, respectively.

---

### 6.4.1 *Instruction\_access\_MMU\_miss* Trap

This trap occurs when the I-MMU is unable to find a translation for an instruction access; that is, when the appropriate TTE is not in the iTLB.

### 6.4.2 *Instruction\_access\_exception* Trap

This trap occurs when the I-MMU is enabled and one of the following happens:

- The I-MMU detects a privilege violation for an instruction fetch; that is, an attempted access to a privileged page when `PSTATE.PRIV=0`.
- Virtual address out of range and `PSTATE.AM` is not set. See Section 14.1.6, “44-bit Virtual Address Space,” on page 237. Note that the case of `JMPL/RETURN` and `branch-CALL-sequential` are handled differently. The contents of the I-Tag Access Register are undefined in this case, but are not needed by software.

### 6.4.3 *Data\_access\_MMU\_miss* Trap

This trap occurs when the MMU is unable to find a translation for a data access; that is, when the appropriate TTE is not in the data TLB for a memory operation.

### 6.4.4 *Data\_access\_exception* Trap

This trap occurs when the D-MMU is enabled and one of the following happens: (the D-MMU does not prioritize these)

- The D-MMU detects a privilege violation for a data or `FLUSH` instruction access; that is, an attempted access to a privileged page when `PSTATE.PRIV=0`.
- A speculative (non-faulting) load or `FLUSH` instruction issued to a page marked with the side-effect (E-bit)=1.
- An atomic instruction (including 128-bit atomic load) issued to a memory address marked uncacheable in a physical cache; that is, with `CP=0`.

- An invalid LDA/STA ASI value, invalid virtual address, read to write-only register, or write to read-only register, but not for an attempted user access to a restricted ASI (see the *privileged\_action* trap described below).
- An access (including FLUSH) with an ASI other than ASI\_{PRIMARY,SECONDARY}\_NO\_FAULT\_{LITTLE} to a page marked with the NFO (no-fault-only) bit.
- Virtual address out of range (including FLUSH) and PSTATE.AM is not set. See Section 4.2, “Virtual Address Translation,” on page 21.

The *data\_access\_exception* trap also occurs when the D-MMU is disabled and one the following occurs:

- Speculative (non-faulting) load or FLUSH instruction issued when LSU\_Control\_Register.DP=0.
- An atomic instruction (including 128-bit atomic load) is issued using the ASI\_PHYS\_BYPASS\_EC\_WITH\_EBIT\_{LITTLE} ASIs. In this case SFSR.FT=04<sub>16</sub>.

#### 6.4.5 *Data\_access\_protection Trap*

This trap occurs when the MMU detects a protection violation for a data access. A protection violation is defined to be an attempted store to a page that does not have write permission.

#### 6.4.6 *Privileged\_action Trap*

This trap occurs when an access is attempted using a *restricted* ASI while in non-privileged mode (PSTATE.PRIV=0).

#### 6.4.7 *Watchpoint Trap*

This trap occurs when watchpoints are enabled and the D-MMU detects a load or store to the virtual or physical address specified by the VA Data Watchpoint Register or the PA Data Watchpoint Register, respectively. See Section A.5, “Watchpoint Support,” on page 304.

#### 6.4.8 *Mem\_address\_not\_aligned Trap*

This trap occurs when a load, store, atomic, or JMPL/RETURN instruction with a misaligned address is executed. The LSU signals this trap, but the D-MMU records the fault information in the SFSR and SFAR.

## 6.5 MMU Operation Summary

Table 6-4 on page 51 summarizes the behavior of the D-MMU; Table 6-5 on page 51 summarizes the behavior of the I-MMU for normal (non-UltraSPARC-internal) ASIs. In each case, for all conditions the behavior of the MMU is given by one of the following abbreviations:

Abbrev	Meaning
OK	Normal Translation
DMISS	<i>data_access_MMU_miss</i> trap
DEXC	<i>data_access_exception</i> trap
DPROT	<i>data_access_protection</i> trap
IMISS	<i>instruction_access_MMU_miss</i> trap
IEXC	<i>instruction_access_exception</i> trap

The ASI is indicated by one the following abbreviations:

Abbrev	Meaning
NUC	ASI_NUCLEUS*
PRIM	Any ASI with PRIMARY translation, except *NO_FAULT"
SEC	Any ASI with SECONDARY translation, except *NO_FAULT"
PRIM_NF	ASI_PRIMARY_NO_FAULT*
SEC_NF	ASI_SECONDARY_NO_FAULT*
U_PRIM	ASI_AS_IF_USER_PRIMARY*
U_SEC	ASI_AS_IF_USER_SECONDARY*
BYPASS	ASI_PHYS_* and also other ASIs that require the MMU to perform a bypass operation (such as D-Cache access)

---

**Note:** The “\*\_LITTLE” versions of the ASIs behave the same as the big-endian versions with regard to the MMU table of operations.

---

Other abbreviations include “W” for the writable bit, “E” for the side-effect bit, and “P” for the privileged bit.

The tables do not cover the following cases:

- Invalid ASIs, ASIs that have no meaning for the opcodes listed, or non-existent ASIs; for example, ASI\_PRIMARY\_NO\_FAULT for a store or atomic. Also, access to UltraSPARC internal registers other than LDXA, LDFA, STDFA or STXA, except for I-Cache diagnostic accesses other than LDDA, STDFA or STXA. See Section 8.3.2, “UltraSPARC (Non-SPARC-V9) ASI Extensions,” on page 147. The MMU signals a *data\_access\_exception* trap (FT=08<sub>16</sub>) for this case.

- Attempted access using a restricted ASI in non-privileged mode. The MMU signals a *privileged\_action* exception for this case.
- An atomic instruction (including 128-bit atomic load) issued to a memory address marked uncacheable in a physical cache (that is, with CP=0), including cases in which the D-MMU is disabled. The MMU signals a *data\_access\_exception* trap (FT=04<sub>16</sub>) for this case.
- A data access (including FLUSH) with an ASI other than ASI\_{PRIMARY,SECONDARY}\_NO\_FAULT{\_LITTLE} to a page marked with the NFO (no-fault-only) bit. The MMU signals a *data\_access\_exception* trap (FT=10<sub>16</sub>) for this case.
- Virtual address out of range (including FLUSH) and PSTATE.AM is not set. The MMU signals a *data\_access\_exception* trap (FT=20<sub>16</sub>) for this case.

Table 6-4 D-MMU Operations for Normal ASIs

Condition				Behavior				
Opcode	PRIV Mode	ASI	W	TLB Miss	E=0 P=0	E=0 P=1	E=1 P=0	E=1 P=1
Load	0	PRIM, SEC	—	DMISS	OK	DEXC	OK	DEXC
		PRIM_NF, SEC_NF	—	DMISS	OK	DEXC	DEXC	DEXC
	1	PRIM, SEC, NUC	—	DMISS	OK		OK	
		PRIM_NF, SEC_NF	—	DMISS	OK		DEXC	
FLUSH	0		—	DMISS	OK	DEXC	DEXC	DEXC
			—	DMISS	OK	OK	DEXC	DEXC
	0	PRIM, SEC	0	DMISS	DPROT	DEXC	DPROT	DEXC
Store or Atomic	1	PRIM, SEC, NUC	0	DMISS	DPROT		DPROT	
			1	DMISS	OK		OK	
	1	U_PRIM, U_SEC	0	DMISS	DPROT	DEXC	DPROT	DEXC
			1	DMISS	OK	DEXC	OK	DEXC
—	0	BYPASS	—	<i>privileged_action</i>				
—	1	BYPASS	—	Bypass. No traps when D-MMU enabled, PRIV=1.				

Table 6-5 I-MMU Operations for Normal ASIs

Condition	Behavior		
PRIV Mode	TLB Miss	P=0	P=1
0	IMISS	OK	IEXC
1	IMISS	OK	

See Section 8.3, "Alternate Address Spaces," on page 146 for a summary of the UltraSPARC ASI map.

## 6.6 ASI Value, Context, and Endianness Selection for Translation

The MMU uses a two-step process to select the context for a translation:

1. The ASI is determined (conceptually by the Integer Unit) from the instruction, trap level, and the processor endian mode
2. The context register is determined directly from the ASI.

The ASI value and endianness (little or big) are determined for the I-MMU and D-MMU respectively according to Table 6-6 and Table 6-7 on page 53.

---

**Note:** The secondary context is never used to fetch instructions. The I-MMU uses the value stored in the D-MMU Primary Context register when using the Primary Context identifier; there is no I-MMU Primary Context register.

---

---

**Note:** The endianness of a data access is specified by three conditions: the ASI specified in the opcode or ASI register, the PSTATE current little endian bit, and the D-MMU invert endianness bit. The D-MMU invert endianness bit does not affect the ASI value recorded in the SFSR, but does invert the endianness that is otherwise specified for the access.

---

---

**Note:** The D-MMU Invert Endianness (IE) bit inverts the endianness for all accesses to translating ASIs, including LD/ST/Atomic alternates that have specified an ASI. That is, `LDXA [%g1]ASI_PRIMARY_LITTLE` will be big-endian if the IE bit is on. Accesses to non-translating ASIs are not affected by the D-MMU's IE bit. See Section 8.3, "Alternate Address Spaces," on page 146 for information about non-translating ASIs

---

Table 6-6 ASI Mapping for Instruction Accesses

Condition for Instruction Access	Resulting Action	
PSTATE.TL	Endianness	ASI Value (in SFSR)
0	Big	ASI_PRIMARY
> 0	Big	ASI_NUCLEUS

Table 6-7 ASI Mapping for Data Accesses

Condition for Data Access				Access Processed with:	
Opcode	PSTATE.TL	PSTATE.CLE	D-MMU.IE	Endianness	ASI Value (Recorded in SFSR)
LD/ST/Atomic/FLUSH	0	0	0	Big	ASI_PRIMARY
			1	Little	
		1	0	Little	ASI_PRIMARY_LITTLE
			1	Big	
	> 0	0	0	Big	ASI_NUCLEUS
			1	Little	
		1	0	Little	ASI_NUCLEUS_LITTLE
			1	Big	
LD/ST/Atomic Alternate with specified ASI <i>not</i> ending in “_LITTLE”	<i>Don't Care</i>	<i>Don't Care</i>	0	Big <sup>1</sup>	Specified ASI value from immediate field in opcode or ASI register
			1	Little <sup>1</sup>	
LD/ST/Atomic Alternate with specified ASI ending in ‘_LITTLE’	<i>Don't Care</i>	<i>Don't Care</i>	0	Little	Specified ASI value from immediate field in opcode or ASI register
			1	Big	

<sup>1</sup> Accesses to non-translating ASIs are always made in “big endian” mode, regardless of the setting of D-MMU.IE. See Section 8.3, “Alternate Address Spaces,” on page 146 for information about non-translating ASIs.

The context register used by the data and instruction MMUs is determined from the following table. A comprehensive list of ASI values can be found in the ASI map in Section 8.3, “Alternate Address Spaces,” on page 146. The context register selection is not affected by the endianness of the access.

Table 6-8 I-MMU and D-MMU Context Register Usage

ASI Value	Context Register
ASI_*NUCLEUS* <sup>a</sup>	Nucleus (0000 <sub>16</sub> hard-wired)
ASI_*PRIMARY* <sup>b</sup>	Primary
ASI_*SECONDARY* <sup>c</sup>	Secondary
All other ASI values	(Not applicable, no translation)

a. Any ASI name containing the string “NUCLEUS”.

b. Any ASI name containing the string “PRIMARY”.

c. Any ASI name containing the string “SECONDARY”.

## 6.7 MMU Behavior During Reset, MMU Disable, and RED\_state

During global reset of the UltraSPARC CPU, the following actions occur:

- No change occurs in any block of the D-MMU.
- No change occurs in the datapath or TLB blocks of the I-MMU.
- The I-MMU resets its internal state machine to normal (non-suspended) operation.
- The I-MMU and D-MMU Enable bits in the LSU Control Register (see Section A.6, "LSU\_Control\_Register," on page 306) are set to zero.

On entering RED\_state, the following action occurs:

- The I-MMU and D-MMU Enable bits in the LSU\_Control\_Register are set to zero.

Either MMU is defined to be disabled when its respective MMU Enable bit equals 0; also, the I-MMU is disabled whenever the CPU is in RED\_state. The D-MMU is enabled or disabled solely by the state of the D-MMU Enable bit.

When the D-MMU is disabled it truncates all accesses, behaving as if ASI\_PHYS\_BYPASS\_EC\_WITH\_EBIT had been used, notably with side effect bit (E-bit)=1, P=0 and CP=0. Other attribute bit settings can be found in Section 6.10, "MMU Bypass Mode," on page 68. However, if a bypass ASI is used while the D-MMU is disabled, the bypass operation behaves as it does when the D-MMU is enabled; that is, the access is processed with the E and CP bits as specified by the bypass ASI.

When the I-MMU is disabled, it truncates all instruction accesses and passes the physically-cacheable bit (CP=0) to the cache system. The access will not generate an *instruction\_access\_exception* trap.

When disabled, both the I-MMU and D-MMU correctly perform all LDXA and STXA operations to internal registers, and traps are signalled just as if the MMU were enabled. For instance, if a \*NO\_FAULT load is issued when the D-MMU is disabled, the D-MMU signals a *data\_access\_exception* trap (FT=02<sub>16</sub>), since accesses when the D-MMU is disabled have E=1.

---

**Note:** While the D-MMU is disabled, data in the D-Cache can be accessed only using load and store alternates to the UltraSPARC internal D-Cache access ASI. Normal loads and stores bypass the D-Cache. Data in the D-Cache cannot be accessed using load or store alternates that use ASI\_PHYS\_\*.

---

---

**Note:** No reset of the TLB is performed by a chip reset or by entering RED\_state. Before the MMUs are enabled, the operating system software must explicitly write each entry with either a valid TLB entry or an entry with the valid bit set to zero. The operation of the I-MMU or D-MMU in enabled mode is undefined if the TLB valid bits have not been set explicitly beforehand.

---

## 6.8 Compliance with the SPARC-V9 Annex F

The UltraSPARC MMU complies completely with Annex F, “SPARC-V9 MMU Requirements,” in *The SPARC Architecture Manual, Version 9*. Table 6-9 shows how various protection modes can be achieved, if necessary, through the presence or absence of a translation in the I- or D-MMU. Note that this behavior requires specialized TLB miss handler code to guarantee these conditions.

Table 6-9 MMU Compliance w/SPARC-V9 Annex F Protection Mode

Condition			Resultant Protection Mode
TTE in D-MMU	TTE in I-MMU	Writable Attribute Bit	
Yes	No	0	Read-only
No	Yes	Don't Care	Execute-only
Yes	No	1	Read/Write
Yes	Yes	0	Read-only/Execute
Yes	Yes	1	Read/Write/Execute

## 6.9 MMU Internal Registers and ASI Operations

### 6.9.1 Accessing MMU Registers

All internal MMU registers can be accessed directly by the CPU through UltraSPARC-defined ASIs. Several of the registers have been assigned their own ASI because these registers are crucial to the speed of the TLB miss handler. Allowing the use of %g0 for the address reduces the number of instructions to perform the access to the alternate space (by eliminating address formation).

See Section 6.10, “MMU Bypass Mode,” on page 68 for details on the behavior of the MMU during all other UltraSPARC ASI accesses. For instance, to facilitate an access to the D-Cache, the MMU performs a bypass operation.

---

**Warning** – STXA to an MMU register requires either a MEMBAR #Sync, FLUSH, DONE, or RETRY before the point that the effect must be visible to load / store / atomic accesses. Either a FLUSH, DONE, or RETRY is needed before the point that the effect must be visible to instruction accesses: MEMBAR #Sync is not sufficient. In either case, one of these instructions must be executed before the next non-internal store or load of any type and on or before the delay slot of a DCTI of any type. This is necessary to avoid corrupting data.

---

If the low order three bits of the VA are non-zero in a LDXA/STXA to/from these registers, a *mem\_address\_not\_aligned* trap occurs. Writes to read-only, reads to write-only, illegal ASI values, or illegal VA for a given ASI may cause a *data\_access\_exception* trap (FT=08<sub>16</sub>). (The hardware detects VA violations in only an unspecified lower portion of the virtual address.)

---

**Warning** – UltraSPARC does not check for out-of-range virtual addresses during an STXA to any internal register; it simply sign extends the virtual address based on VA<43>. Software must guarantee that the VA is within range.

---

Writes to the TSB register, Tag Access register, and PA and VA Watchpoint Address Registers are not checked for out-of-range VA. No matter what is written to the register, VA<63:43> will always be identical on a read.

Table 6-10 UltraSPARC MMU Internal Registers and ASI Operations

I-MMU ASI	D-MMU ASI	VA<63:0>	Access	Register or Operation Name
50 <sub>16</sub>	58 <sub>16</sub>	0 <sub>16</sub>	Read-only	I-/D-TSB Tag Target Registers
—	58 <sub>16</sub>	8 <sub>16</sub>	Read/Write	Primary Context Register
—	58 <sub>16</sub>	10 <sub>16</sub>	Read/Write	Secondary Context Register
50 <sub>16</sub>	58 <sub>16</sub>	18 <sub>16</sub>	Read/Write	I-/D-Synchronous Fault Status Registers
—	58 <sub>16</sub>	20 <sub>16</sub>	Read-only	D Synchronous Fault Address Register
50 <sub>16</sub>	58 <sub>16</sub>	28 <sub>16</sub>	Read/Write	I-/D-TSB Registers
50 <sub>16</sub>	58 <sub>16</sub>	30 <sub>16</sub>	Read/Write	I-/D-TLB Tag Access Registers
—	58 <sub>16</sub>	38 <sub>16</sub>	Read/Write	Virtual Watchpoint Address
—	58 <sub>16</sub>	40 <sub>16</sub>	Read/Write	Physical Watchpoint Address
51 <sub>16</sub>	59 <sub>16</sub>	0 <sub>16</sub>	Read-only	I-/D-TSB 8K Pointer Registers
52 <sub>16</sub>	5A <sub>16</sub>	0 <sub>16</sub>	Read-only	I-/D-TSB 64K Pointer Registers
—	5B <sub>16</sub>	0 <sub>16</sub>	Read-only	D-TSB Direct Pointer Register
54 <sub>16</sub>	5C <sub>16</sub>	0 <sub>16</sub>	Write-only	I-/D-TLB Data In Registers
55 <sub>16</sub>	5D <sub>16</sub>	0 <sub>16</sub> ..1F8 <sub>16</sub>	Read/Write	I-/D-TLB Data Access Registers
56 <sub>16</sub>	5E <sub>16</sub>	0 <sub>16</sub> ..1F8 <sub>16</sub>	Read-only	I-/D-TLB Tag Read Register
57 <sub>16</sub>	5F	See 6.9.10	Write-only	I-/D-MMU Demap Operation



Compatibility Note

The single context register of the SPARC-V8 Reference MMU has been replaced in UltraSPARC by the three context registers shown in Figures 6-4, 6-5, and 6-6.

---

**Note:** A STXA to the context registers requires either a MEMBAR #Sync, FLUSH, DONE, or RETRY before the point that the effect must be visible to data accesses. Either a FLUSH, DONE, or RETRY is needed before the point that the effect must be visible to instruction accesses: MEMBAR #Sync is not sufficient. In either case, one of these instructions must be executed before the next translating or bypass store or load of any type. This is necessary to avoid corrupting data.

---

### 6.9.4 I-/D-MMU Synchronous Fault Status Registers (SFSR)

The I- and D-MMU each maintain their own SFSR register, which is defined as follows:




Figure 6-7 I- and D-MMU Synchronous Fault Status Register Format

**ASI:** The ASI field records the 8-bit ASI associated with the faulting instruction. This field is valid for both D-MMU and I-MMU SFSRs and for all traps in which the FV bit is set. JMPL and RETURN *mem\_address\_not\_aligned* traps set the default ASI, as does a trapping non-alternate load or store; that is, to ASI\_PRIMARY for PSTATE.CLE=0, or ASI\_PRIMARY\_LITTLE otherwise.

**FT:** The Fault Type field indicates the exact condition that caused the recorded fault, according to Table 6-11. In the D-MMU the Fault Type field is valid only for *data\_access\_exception* traps; there is no ambiguity in all other MMU trap cases. Note that the hardware does not priority-encode the bits set in the fault type register; that is, multiple bits may be set. The FT field in the D-MMU SFSR reads zero for traps other than *data\_access\_exception*. The FT field in the I-MMU SFSR always reads zero for *instruction\_access\_MMU\_miss*, and either 01<sub>16</sub>, 20<sub>16</sub>, or 40<sub>16</sub> for *instruction\_access\_exception*, as all other fault types do not apply.

Table 6-11 MMU Synchronous Fault Status Register FT (Fault Type) Field

FT<6:0>	Fault Type
01 <sub>16</sub>	Privilege violation
02 <sub>16</sub>	Speculative Load or Flush instruction to page marked with E-bit. This bit is zero for internal ASI accesses.
04 <sub>16</sub>	Atomic (including 128-bit atomic load) to page marked uncacheable. This bit is zero for internal ASI accesses, except for atomics to DTLB_DATA_ACCESS_REG (5D <sub>16</sub> ), which update according to the TLB entry accessed.
08 <sub>16</sub>	Illegal LDA/STA ASI value, VA, RW, or size. Excludes cases where 02 <sub>16</sub> and 04 <sub>16</sub> are set.
10 <sub>16</sub>	Access other than non-faulting load to page marked NFO. This bit is zero for internal ASI accesses.
20 <sub>16</sub>	VA out of range (D-MMU and I-MMU branch, CALL, sequential)
40 <sub>16</sub>	VA out of range (I-MMU JMPL or RETURN)

- E:** Reports the side-effect bit (E) associated with the faulting data access or FLUSH instruction. Set by FLUSH or translating ASI accesses (see Section 8.3, “Alternate Address Spaces,” on page 146) mapped by the TLB with the E bit set and ASI\_PHYS\_BYPASS\_EC\_WITH\_EBIT{LITTLE} ASIs (15<sub>16</sub> and 1D<sub>16</sub>). Other cases that update the SFSR (including bypass or internal ASI accesses) set the E bit to 0. It always reads as 0 in the I-MMU.
- CT:** Context register selection, as described in the following table. The context is set to 11<sub>2</sub> when the access does not have a translating ASI (see Section 8.3, “Alternate Address Spaces,” on page 146).

Table 6-12 MMU SFSR Context ID Field Description

Context ID	I-MMU Context	D-MMU Context
00	Primary	Primary
01	<i>Reserved</i>	Secondary
10	Nucleus	Nucleus
11	<i>Reserved</i>	<i>Reserved</i>

- PR:** Privilege. Set if the faulting access occurred while in Privileged mode. This field is valid for all traps in which the Fault Valid (FV) bit is set.
- W:** Write. Set if the faulting access indicated a data write operation (a store or atomic load/store instruction). Always reads as 0 in the I-MMU SFSR.
- OW:** Overwrite. Set to one when the MMU detects a fault, if the Fault Valid bit has not been cleared from a previous fault; otherwise, it is set to zero.

**FV:** Fault Valid. Set when the MMU detects a fault; it is cleared only on an explicit ASI write of 0 to the SFSR register. When FV is not set, the values of the remaining fields in the SFSR and SFAR are undefined.

The SFSR and the Tag Access registers both maintain state concerning a previous translation causing an exception. The update policy for the SFSR and the Tag Access registers is shown in Table 6-4 on page 51.

---

**Note:** A *fast\_{instruction,data}\_access\_MMU\_miss* trap does not cause the SFSR or SFAR to be written. In this case the D-SFAR information can be obtained from the D Tag Access register.

---

## 6.9.5 I-/D-MMU Synchronous Fault Address Registers (SFAR)

### 6.9.5.1 I-MMU Fault Address

There is no I-MMU Synchronous Fault Address register. Instead, software must read the TPC register appropriately as discussed here.

For *instruction\_access\_MMU\_miss* traps, TPC contains the virtual address that was not found in the I-MMU TLB.

For *instruction\_access\_exception* traps, “privilege violation” fault type, TPC contains the virtual address of the instruction in the privileged page that caused the exception.

For *instruction\_access\_exception* traps, “VA out of range” fault types, note that the TPC in these cases contains only a 44-bit virtual address, which is sign-extended based on bit VA<43> for read. Therefore, use the following methods to compute the virtual address that was out of range:

- For the branch, CALL, and sequential exception case, the TPC contains the lower 44 bits of the virtual address that is out of range. Because the hardware sign-extends a read of the TPC register based on VA<43>, the contents of the TPC register XORed with FFFF F000 0000 0000<sub>16</sub> will give the full 64-bit out-of-range virtual address.
- For the JMPL or RETURN exception case, the TPC contains the virtual address of the JMPL or RETURN instruction itself. Software must disassemble the instruction to compute the out-of-range virtual address of the target.

### 6.9.5.2 D-MMU Fault Address

The Synchronous Fault Address register contains the virtual memory address of the fault recorded in the D-MMU Synchronous Fault Status register. There is no I-SFAR, since the instruction fault address is found in the trap program counter (TPC). The SFAR can be considered an additional field of the D-SFSR.

Figure 6-8 illustrates the D-SFAR.




Figure 6-8 D-MMU Synchronous Fault Address Register (SFAR) Format

**Fault Address:** The virtual address associated with the translation fault recorded in the D-SFSR. This field is valid only when the D-SFSR Fault Valid (FV) bit is set. This field is sign-extended based on VA<43>, so bits VA<63:44> do not correspond to the virtual address used in the translation for the case of a VA-out-of-range *data\_access\_exception* trap. (For this case, software must disassemble the trapping instruction.)

### 6.9.6 I-/D- Translation Storage Buffer (TSB) Registers

The TSB registers provide information for the hardware formation of TSB pointers and tag target, to assist software in handling TLB misses quickly. If the TSB concept is not employed in the software memory management strategy, and therefore the pointer and tag access registers are not used, then the TSB registers need not contain valid data.

Figure 6-9 illustrates the TSB register.




Figure 6-9 I-/D-TSB Register Format

**I/D TSB\_Base<63:13>:** Provides the base virtual address of the Translation Storage Buffer. Software must ensure that the TSB Base is aligned on a boundary equal to the size of the TSB, or both TSBs in the case of a split TSB.

---

**Warning** – Stores to the TSB registers are not checked for out-of-range violations. Reads from these registers are sign-extended based on TSB\_Base<43>.

---

**Split:** When Split=1, the TSB 64 Kb Pointer address is calculated assuming separate (but abutting and equally-sized) TSB regions for the 8 Kb and the 64 Kb TTEs. In this case, TSB\_Size refers to the size of each TSB, and therefore the TSB 8Kb Pointer address calculation is not affected by the value of the Split bit. When Split=0, the TSB 64 Kb Pointer address is calculated assuming that the same lines in the TSB are shared by 8 Kb and 64 Kb TTEs, called a “common TSB” configuration.

---

**Warning** – In the “common TSB” configuration (TSB.Split=0), 8 Kb and 64 Kb page TTEs can conflict, unless the TLB miss handler explicitly checks the TTE for page size. Therefore, do not use the common TSB mode in an optimized handler. For example, suppose an 8K page at VA=2000<sub>16</sub> and a 64K page at VA=10000<sub>16</sub> both exist, which is a legal situation. These both want to exist at the second TSB line (line 1), and have the same VA tag of 0. Therefore, there is no way for the miss handler to distinguish these TTEs based on the TTE tag alone, and unless it reads the TTE data, it may load an incorrect TTE.

---

**I/D TSB\_Size:** The Size field provides the size of the TSB according to the following:

- Number of entries in the TSB (or each TSB if split)= $512 \times 2^{\text{TSB\_Size}}$ .
- Number of entries in the TSB ranges from 512 entries at TSB\_Size=0 (8 Kb common TSB, 16 Kb split TSB), to 64 Kb entries at TSB\_Size=7 (1 Mb common TSB, 2 Mb split TSB).

---

**Note:** Any update to the TSB register immediately affects the data that is returned from later reads of the Tag Target and TSB Pointer registers.

---

### 6.9.7 I/D-TLB Tag Access Registers

In each MMU the Tag Access register is used as a temporary buffer for writing the TLB Entry tag information. The Tag Access register may be updated during either of the following operations:

1. When the MMU signals a trap due to a miss, exception, or protection. The MMU hardware automatically writes the missing VA and the appropriate Context into the Tag Access register to facilitate formation of the TSB Tag Target register. See Table 6-4 on page 51 for the SFSR and Tag Access register update policy.
2. An ASI write to the Tag Access register. Before an ASI store to the TLB Data Access registers, the operating system must set the Tag Access register to the values desired in the TLB Entry. Note that an ASI store to the

TLB Data In register for automatic replacement also uses the Tag Access register, but typically the value written into the Tag Access register by the MMU hardware is appropriate.

---

**Note:** Any update to the Tag Access registers immediately affects the data that is returned from subsequent reads of the Tag Target and TSB Pointer registers.

---

The TLB Tag Access Registers are defined as follows:




Figure 6-10 I/D MMU TLB Tag Access Registers

**I/D VA<63:13>:** The 51-bit virtual page number. Note that writes to this field are not checked for out-of-range violation, but sign extended based on VA<43>.

---

**Warning** – Stores to the Tag Access registers are not checked for out-of-range violations. Reads from these registers are sign-extended based on VA<43>.

---

**I/D Context<12:0>:** The 13-bit context identifier. This field reads zero when there is no associated context with the access.

### 6.9.8 I-/D-TSB 8 Kb/64 Kb Pointer and Direct Pointer Registers

These registers are provided to help the software determine the location of the missing or trapping TTE in the software-maintained TSB. The TSB 8 Kb and 64 Kb Pointer registers provide the possible locations of the 8 Kb and 64 Kb TTE, respectively. The Direct Pointer register is mapped by hardware to either the 8 Kb or 64 Kb Pointer register in the case of a *fast\_data\_access\_protection* exception according to the known size of the trapping TTE. In the case of a 512 Kb or 4 Mb page miss, the Direct Pointer register returns the pointer as if the miss were from an 8 Kb page.

The TSB Pointer registers are implemented as a re-order of the current data stored in the Tag Access register and the TSB register. If the Tag Access register or TSB register is updated through a direct software write (via a STXA instruction), then the Pointer registers values will be updated as well.

The bit that controls selection of 8K or 64K address formation for the Direct Pointer register is a state bit in the D-MMU that is updated during a *data\_access\_protection* exception. It records whether the page that hit in the TLB was an 64K page or a non-64K page, in which case 8K is assumed.

The I-/D-TSB 8 Kb/64 Kb Pointer registers are defined as follows:




Figure 6-11 I-/D-MMU TSB 8 Kb/64 Kb Pointer and D-MMU Direct Pointer Register

**VA<63:0>**: The full virtual address of the TTE in the TSB, as determined by the MMU hardware. Described in Section 6.3.1, “Hardware Support for TSB Access,” on page 45. Note that this field is sign-extended based on VA<43>.

### 6.9.9 I-/D-TLB Data-In/Data-Access/Tag-Read Registers

Access to the TLB is complicated due to the need to provide an atomic write of a TLB entry data item (tag and data) that is larger than 64 bits, the need to replace entries automatically through the TLB entry replacement algorithm as well as provide direct diagnostic access, and the need for hardware assist in the TLB miss handler. Table 6-13 shows the effect of loads and stores on the Tag Access register and the TLB.

Table 6-13 Effect of Loads and Stores on MMU Registers

Software Operation		Effect on MMU Physical Registers		
Load/Store	Register	TLB tag	TLB data	Tag Access Register
Load	Tag Read	No effect. Contents returned	No effect	No effect
	Tag Access	No effect	No effect	No effect. Contents returned
	Data In	Trap with <i>data_access_exception</i>		
	Data Access	No effect	No effect. Contents returned	No effect
Store	Tag Read	Trap with <i>data_access_exception</i>		
	Tag Access	No effect	No effect	Written with store data
	Data In	TLB entry determined by replacement policy written with contents of Tag Access Register	TLB entry determined by replacement policy written with store data	No effect
	Data Access	TLB entry specified by STXA address written with contents of Tag Access Register	TLB entry specified by STXA address written with store data	No effect
TLB miss		No effect	No effect	Written with VA and context of access

The Data In and Data Access registers are the means of reading and writing the TLB for all operations. The TLB Data In register is used for TLB-miss and TSB-miss handler automatic replacement writes; the TLB Data Access register is used for operating system and diagnostic directed writes (writes to a specific TLB entry). Both types of registers have the same format, as follows:




Figure 6-12 MMU I-/D-TLB Data In/Access Registers

Refer to the description of the TTE data in Section 6.2, “Translation Table Entry (TTE),” on page 41, for a complete description of the above data fields.

Operations to the TLB Data In register require the virtual address to be set to zero. The format of the TLB Data Access register virtual address is as follows:




Figure 6-13 MMU TLB Data Access Address, in Alternate Space

**TLB Entry:** The TLB Entry number to be accessed, in the range 0..63.

The format for the Tag Read register is as follows:




Figure 6-14 I-/D-MMU TLB Tag Read Registers

**I/D VA<63:13>:** The 51-bit virtual page number. Page offset bits for larger page sizes are stored in the TLB and returned for a Tag Read register read, but ignored during normal translation; that is, VA<15:13>, VA<18:13>, and VA<21:13> for 64Kb, 512Kb and 4Mb pages, respectively. Note that this field is sign-extended based on VA<43>.

**I/D Context<12:0>:** The 13-bit context identifier.

An ASI store to the TLB Data Access register initiates an internal atomic write to the specified TLB Entry. The TLB entry data is obtained from the store data, and the TLB entry tag is obtained from the current contents of the TLB Tag Access register.

An ASI store to the TLB Data In register initiates an automatic atomic replacement of the TLB Entry pointed to by the current contents of the TLB Replacement register "Replace" field. The TLB data and tag are formed as in the case of an ASI store to the TLB Data Access register described above.

---

**Warning** – Stores to the Data In register are not guaranteed to replace the previous TLB entry causing a fault. In particular, to change an entry's attribute bits, software must explicitly demap the old entry before writing the new entry; otherwise, a multiple match error condition can result.

---

An ASI load from the TLB Data Access register initiates an internal read of the data portion of the specified TLB entry.

An ASI load from the TLB Tag Read register initiates an internal read of the tag portion of the specified TLB entry.

ASI loads from the TLB Data In register are not supported.

### 6.9.10 I-/D-MMU Demap

Demap is an MMU operation, as opposed to a register as described above. The purpose of Demap is to remove zero, one, or more entries in the TLB. Two types of Demap operation are provided: Demap page, and Demap context. Demap page removes zero or one TLB entry that matches exactly the specified virtual page number. Demap page may in fact remove more than one TLB entry in the condition of a multiple TLB match, but this is an error condition of the TLB and has undefined results. Demap context removes zero, one, or many TLB entries that match the specified context identifier.

Demap is initiated by a STXA with ASI=57<sub>16</sub> for I-MMU demap or 5F<sub>16</sub> for D-MMU demap. It removes TLB entries from an on-chip TLB. UltraSPARC does not support bus-based demap. Figure 6-15 shows the Demap format:




Figure 6-15 MMU Demap Operation Format

**VA<63:12>**: The virtual page number of the TTE to be removed from the TLB. This field is not used by the MMU for the Demap Context operation, but must be in-range. The virtual address for demap is checked for out-of-range violations, in the same manner as any normal MMU access.

**Type**: The type of demap operation, as described in Table 6-14:

Table 6-14 MMU Demap operation Type Field Description

Type Field	Demap Operation
0	Demap Page
1	Demap Context

**Context ID**: Context register selection, as described in Table 6-15. Use of the *reserved* value causes the demap to be ignored.

Table 6-15 MMU Demap Operation Context Field Description

Context ID Field	Context Used in Demap
00	Primary
01	Secondary
10	Nucleus
11	<i>Reserved</i>

**Ignored**: This field is ignored by hardware. (The common case is for the demap address and data to be identical.)

A demap operation does not invalidate the TSB in memory. It is the responsibility of the software to modify the appropriate TTEs in the TSB before initiating any Demap operation.

---

**Note**: A STXA to the data demap registers requires either a MEMBAR #Sync, FLUSH, DONE, or RETRY before the point that the effect must be visible to data accesses. A STXA to the I-MMU demap registers requires a FLUSH, DONE, or RETRY before the point that the effect must be visible to instruction accesses; that is, MEMBAR #Sync is not sufficient. In either case, one of these instructions must be executed before the next translating or bypass store or load of any type. This is necessary to avoid corrupting data.

---

The demap operation does not depend on the value of any entry's lock bit; that is, a demap operation demaps locked entries just as it demaps unlocked entries.

The demap operation produces no output.

### 6.9.11 I-/D-Demap Page (Type=0)

Demap Page removes the TTE (from the specified TLB) matching the specified virtual page number and context register. The match condition with regard to the global bit is the same as a normal TLB access; that is, if the global bit is set, the contexts need not match.

Virtual page offset bits <15:13>, <18:13>, and <21:13>, for 64Kb, 512Mb, and 4M bpage TLB entries, respectively, are stored in the TLB, but do not participate in the match for that entry. This is the same condition as for a translation match.

---

**Note:** Each Demap Page operation removes only one TLB entry. A demap of a 64 Kb, 512 Kb, or 4 Mb page does not demap any smaller page within the specified virtual address range.

---

### 6.9.12 I-/D-Demap Context (Type=1)

Demap Context removes all TTEs having the specified context from the specified TLB. If the TTE Global bit is set, the TTE is not removed.

## 6.10 MMU Bypass Mode

In a bypass access, the D-MMU sets the physical address equal to the truncated virtual address; that is,  $PA_{<40:0>} = VA_{<40:0>}$ . The physical page attribute bits are set as shown in Table 6-16.

Table 6-16 Physical Page Attribute Bits for MMU Bypass Mode

ASI	Physical Page Attribute Bits							
	CP	IE	CV	E	P	W	NFO	Size
ASI_PHYS_USE_EC ASI_PHYS_USE_EC_LITTLE	1	0	0	0	0	1	0	8Kb
ASI_PHYS_BYPASS_EC_WITH_EBIT ASI_PHYS_BYPASS_EC_WITH_EBIT_LITTLE	0	0	0	1	0	1	0	8Kb

Bypass applies to the I-MMU only when it is disabled. See Section 6.7, "MMU Behavior During Reset, MMU Disable, and RED\_state," on page 54 for details on the use of bypass when either MMU is disabled.

**Compatibility Note:**

In UltraSPARC the virtual address is longer than the physical address; thus, there is no need to use multiple ASIs to fill in the high-order physical address bits, as is done in SPARC-V8 machines.

## 6.11 TLB Hardware

### 6.11.1 TLB Operations

The TLB supports exactly one of the following operations per clock cycle:

- Normal translation. The TLB receives a virtual address and a context identifier as input and produces a physical address and page attributes as output.
- Bypass. The TLB receives a virtual address as input and produces a physical address equal to the truncated virtual address page attributes as output.
- Demap operation. The TLB receives a virtual address and a context identifier as input and sets the Valid bit to zero for any entry matching the demap page or demap context criteria. This operation produces no output.
- Read operation. The TLB reads either the CAM or RAM portion of the specified entry. (Since the TLB entry is greater than 64 bits, the CAM and RAM portions must be returned in separate reads. See Section 6.9.9, “I-/D-TLB Data-In/Data-Access/Tag-Read Registers,” on page 64.)
- Write operation. The TLB simultaneously writes the CAM and RAM portion of the specified entry, or the entry given by the replacement policy described in Section 6.11.2 .
- No operation. The TLB performs no operation.

### 6.11.2 TLB Replacement Policy

UltraSPARC uses a 1-bit LRU scheme, very similar to that used in SuperSPARC. Each TLB entry has an associated “valid,” “used,” and “lock” bit. On an automatic write to the TLB initiated through an ASI store to register TLB Data In, the TLB picks the entry to write based on the following rules:

1. The first invalid entry will be replaced (measuring from TLB entry 0). If there is no invalid entry, then:
2. The first unused entry with its lock bit set to zero will be replaced (measuring from TLB entry 0). If no unused entry has its lock bit set to zero, then:
3. All used bits are reset, and the process is repeated from Step 2 above.

Arbitrary entries may have their lock bit set, however, operation of the TLB is undefined if all entries have their lock bit set.

Due to the implementation of the UltraSPARC pipeline, the MMU can and will set a TLB entry's used bit as if the entry were hit when the load or store is an annulled or mispredicted instruction. This can be considered to cause a very slight performance degradation in the replacement algorithm, although it may also be argued that it is desirable to keep these extra entries in the TLB.

### 6.11.3 TSB Pointer Logic Hardware Description

The hardware diagram in Figure 6-16 on page 70 and the code fragment in Code Example 6-1 on page 71 describe the generation of the 8 Kb and 64 Kb pointers in more detail.




Figure 6-16 Formation of TSB Pointers for 8Kb and 64Kb TTEs

*Code Example 6-1* Pseudo-code for UltraSPARC D-MMU Pointer Logic

```

int64 GenerateTSBPointer(
    int64 va,          // Missing virtual address
    PointerType type, // 8K_POINTER or 64K_POINTER
    int64 TSBBase,    // TSB Register<63:13> << 13
    Boolean split,    // TSB Register<12>
    int TSBSize)      // TSB Register<2:0>
{
    int64 vaPortion;
    int64 TSBBaseMask;
    int64 splitMask;
    // TSBBaseMask marks the bits from TSB Base Reg
    TSBBaseMask = 0xffffffffffffe000 <<
        (split? (TSBSize + 1) : TSBSize);

    // Shift va towards lsb appropriately and
    // zero out the original va page offset
    vaPortion = (va >> ((type == 8K_POINTER)? 9: 12)) &
        0xffffffffffffffff;

    if (split) {
        // There's only one bit in question for split
        splitMask = 1 << (13 + TSBSize);
        if (type == 8K_POINTER)
            // Make sure we're in the lower half
            vaPortion &= ~splitMask;
        else
            // Make sure we're in the upper half
            vaPortion |= splitMask;
    }
    return (TSBBase & TSBBaseMask) | (vaPortion & ~TSBBaseMask);
}

```



## 7.1 Introduction

This chapter describes the interaction of the UltraSPARC CPU with the external cache (E-Cache), the UltraSPARC Data Buffer (UDB), and the remainder of the system.

See Appendix E, “Pin and Signal Descriptions,” for a description of the external interface pins and signals (including buses, control signals, clock inputs, etc.)

See the *UltraSPARC-I Data Sheet* for information about the electrical and mechanical characteristics of the processor, including pin and pad assignments. The Bibliography on page 363 describes how to obtain the data sheet.

## 7.2 Overview of UltraSPARC External Interfaces

Figure 7-1 on page 74 shows the UltraSPARC’s main interfaces. Model-dependent interface lengths are labeled in *italics*, instead of being numbered; Table 7-3 shows the number of bits in each labeled interface.

Table 7-1 Model-Dependent Interface Sizes

Interface Label	Number of Bits in Interface	
	UltraSPARC-I	UltraSPARC-II
<i>ESTagAddrBits</i>	16	18
<i>ESDataAddrBits</i>	18	20

A typical module includes an E-Cache composed of the tag part and the data part, both of which can be implemented using commodity RAMs. Separate address and data buses are provided to and from the tag and data RAMs for increased performance.

The UltraSPARC Data Buffer isolates UltraSPARC and its E-Cache from the main system data bus, so the interface can operate at processor speed (reduced loading). The UDB also provides overlapping between system transactions and local E-Cache transactions, even when the latter needs to use part of the data buffer. UltraSPARC includes the logic to control the UDB; this provides fast data transfers to and from UltraSPARC or to and from the E-Cache and the system. A separate address bus and separate control signals support system transactions.




Figure 7-1 Main UltraSPARC Interfaces

UltraSPARC is both an interconnect master and an interconnect slave.

- As an interconnect master, UltraSPARC issues read/write transactions to the interconnect using part of the transaction set (Section 7.5 ). As a master, it also has physically addressed coherent caches, which participate in the cache coherence protocol, and respond to the interconnect for copyback and invalidation requests.

- As an interconnect slave, UltraSPARC responds to noncached reads of its interconnect port ID, which are generated by other UltraSPARCs on the interconnect. Slave Writes to UltraSPARC are not supported.

UltraSPARC is both an interrupter and an interrupt receiver. It can generate interrupt requests to other interrupt receivers, and it can receive interrupt requests from other interrupters. UltraSPARC cannot send an interrupt to itself.

### 7.2.1 The System Data Bus (SYSDATA)

SYSDATA is a 128-bit bidirectional data bus, with 16 additional bits dedicated to ECC. Each chip within the two-chip UDB handles 64 bits of SYSDATA. The ECC bits are divided into two 8-bit halves, one for each 64-bit half of SYSDATA.

The ECC bits use Shigeo Kaneda's 64-bit SEC-DED-SbED code. (Kaneda's paper discussing this algorithm is documented in the Bibliography.) The UDBs generate ECC when sending data and check the ECC when receiving data.

The SYSDATA transaction set supports both 64-byte block transfers and 1..16-byte single quadword noncached transfers. Single quadword transfers are qualified with a 16-bit bytemask, included with the original transfer request. Data is always transferred in units of 16 bytes/clock-cycle on SYSDATA.

---

**Note:** In this chapter, 64-byte transfers on SYSDATA are called "block reads" and "block writes." Do not confuse these with "block loads" and "block stores," which are extended instructions in the UltraSPARC instruction set.

---

The system uses the S\_REPLY pins to initiate the data part of data transfers between the System Data Bus and UltraSPARC. For block transfers, if the system cannot read or write successive quadwords in successive clock cycles, it asserts the Data\_Stall signal to UltraSPARC.

Figure 7-2 illustrates how data and ECC bytes are arranged and addressed within a quadword (for big-endian accesses).




Figure 7-2 Data and ECC Byte Addresses Within a Quadword

For coherent block read and copyback transactions of 64-byte datums, the addressed quad-word (16 bytes) selected by physical address bits PA<5:4> is delivered first. Successive quadwords are delivered in the order shown below. Noncached block reads and all block writes of 64-byte datums are always aligned on a 64-byte block boundary (PA<5:4>=0).

Table 7-2 Quadword Ordering

Address PA<5:4>	1 <sup>st</sup> Quadword on SYSDATA	2 <sup>nd</sup> Quadword on SYSDATA	3 <sup>rd</sup> Quadword on SYSDATA	4 <sup>th</sup> Quadword on SYSDATA
0 <sub>16</sub>	Qword 0	Qword 1	Qword 2	Qword 3
1 <sub>16</sub>	Qword 1	Qword 0	Qword 3	Qword 2
2 <sub>16</sub>	Qword 2	Qword 3	Qword 0	Qword 1
3 <sub>16</sub>	Qword 3	Qword 2	Qword 1	Qword 0

## 7.3 Interaction Between E-Cache and UDB

### 7.3.1 Overview

The UDB isolates the UltraSPARC from SYSDATA (Figure 7-1). The UDB provides data buffers to minimize the overhead of data transfers from UltraSPARC to the system by hiding system latency (for example, for Writebacks and noncacheable stores). The UDB supports multiple outstanding transactions to increase overall bandwidth. The UDB also handles interrupt packets. Finally, the UDB generates and checks ECC bits on each data transfer.

The E-Cache consists of two parts:

- The E-Cache Tag RAMs, which contain the physical tags of the cached lines, along with a small amount of state information, and
- The E-Cache Data RAMs, which contain the actual data for each cache line.

The E-Cache RAMs are commodity parts (synchronous static RAMs) that operate synchronously with UltraSPARC. Each byte within the E-Cache RAMs is protected by a parity bit; there are three parity bits for the tags and 16 parity bits for data. Table 7-3 lists the E-Cache sizes that each UltraSPARC model supports.

Table 7-3 Supported E-Cache Sizes (Same as Table 1-5)

E-Cache Size	UltraSPARC-I	UltraSPARC-II
512 Kb	✓	✓
1 Mb	✓	✓
2 Mb	✓	✓
4 Mb	✓	✓
8 Mb		✓
16 Mb		✓

---

**Note:** Software can determine the E-Cache size at boot time by probing with diagnostic writes to addresses  $2^k, 2^{k+1}, 2^{k+2} \dots$  until wrap-around occurs.

---

The E-Cache's clients are:

- Load buffer: All loads that miss the D-Cache are sent on to the E-Cache.
- Store buffer: All cacheable stores go to the E-Cache (because the D-Cache is write-through); the order of stores with respect to loads is determined by the memory ordering model.
- Prefetch unit: All I-Cache misses generate a request to the E-Cache.
- UDB: The UDB returns data from main memory during E-Cache misses or loads to noncacheable locations. Writebacks (the process of writing a dirty line back to memory before it is refilled), generate data transfers from the E-Cache to the UDB, controlled entirely by the CPU. Copyback requests from the system also generate transfers from the E-Cache to the UDB.

E-Cache client transactions have the following relative priorities:

- The request for the second 16 bytes of data from the I-Cache/Prefetch Unit.
- External Cache Unit (ECU) requests.
- Load buffer requests.

- Store buffer requests. The store buffer priority is made higher than the load buffer priority when the store buffer reaches five entries; it remains higher until the number of entries drops to two.
- The request for the first 16 bytes of data from the I-Cache/Prefetch Unit. After the first clock of an I-Cache request, its priority becomes higher than load and store buffer requests.

The UDB contains:

- A read buffer that holds a model-dependent number of 64-byte lines coming from main memory; these satisfy E-Cache read misses or noncacheable reads. Table 7-3 shows the supported buffer depth for each UltraSPARC model.

Table 7-4 Supported Read Buffer Depth

	UltraSPARC-I	UltraSPARC-II
# of Entries	1	3

- A model-dependent number of 64-byte buffers to hold writebacks, block stores, and outgoing interrupt vectors. The writeback buffer(s) are in the coherence domain; consequently, it can be used to satisfy copyback requests from the system. Table 7-5 shows the number of Writeback buffer entries for each UltraSPARC model. Note: Models that support more than one Writeback buffer entry can be restricted to using only one entry.

Table 7-5 Supported Number of Writeback Buffer Entries

	UltraSPARC-I	UltraSPARC-II
# of Entries	1	2

- Eight 16-byte noncacheable store buffers.
- A 24-byte buffer to hold an incoming Interrupt Vector. (Each UDB chip contains a 24-byte interrupt vector buffer, but only one buffer is used.)

### 7.3.2 UltraSPARC E-Cache and UDB Transactions

This section describes transactions occurring between UltraSPARC, the E-Cache, and the UDB. Interconnect transactions are described in a later section. Transitions in the timing diagrams show what is seen *at the pins* of UltraSPARC.

Cache line states are defined in Section 7.6, “Cache Coherence Protocol,” on page 94. Signals are defined in Appendix E, “Pin and Signal Descriptions.”

### 7.3.2.1 Coherent Read Hit (1-1-1 and 2-2 Modes)

Figure 7-3 shows the 1-1-1 Mode timing for coherent reads that hit the E-Cache. UltraSPARC makes no distinction between burst reads (which are supported by some RAMs) and two consecutive reads; the signals used for a single read are duplicated for each subsequent read.




Figure 7-3 Timing for Coherent Read Hit (1-1-1 Mode)

The timing diagram shows three consecutive reads that hit the E-Cache. The control signal (TOE\_L) and the address for the tag read (ECAT) as well as the control signal (DOE\_L) and the address for the data (ECAD) are shown to transition shortly after the rising edge of the clock. Two cycles later, the data for both the tag read and data read is back at the pins of the CPU shortly before the next rising edge (which meets the set up time and clock skew requirements). Notice that the reads are fully pipelined; thus, full throughput is achieved. Three requests are made before the data of the first request comes back, and the latency of each request is three cycles.

Figure 7-4 on page 80 shows the 2-2 Mode timing for three consecutive coherent reads that hit the E-Cache. The control signal (TOE\_L) and the address for the tag read (ECAT) as well as the control signal (DOE\_L) and the address for the data (ECAD) are shown to transition shortly after the rising edge of the clock. One cycle later, the data for both the tag read and data read is back at the pins of the CPU shortly before the next rising edge (which meets the set up time and clock skew requirements). Two requests are made before the data of the first request comes back, and the latency of each request is two cycles.




Figure 7-4 Timing for Coherent Read Hit (2-2 Mode)

### 7.3.2.2 Coherent Write Hits (1-1-1 and 2-2 Modes)

Writes to the E-Cache are processed through independent tag and data transactions. First, UltraSPARC reads the tag and state bits of the E-Cache line. If the access is a hit and the tag state is Exclusive (E) or Modified (M), UltraSPARC writes the data to the data RAM.

Figure 7-5 on page 81 shows the 1-1-1 Mode timing for three consecutive write hits to M state lines. Access to the first tag ( $D0\_tag$ ) is started by asserting  $TOE\_L$  and by sending the tag address ( $A0\_tag$ ). In the cycle after the tag data ( $D0\_tag$ ) comes back, UltraSPARC determines that the access is a hit and that the line is in Modified (M) state. In the next clock, a request is made to write the data. The data address is presented on the  $ECAD$  pins in the cycle after the request (cycle 6 for  $W0$ ) and the data is sent in the following cycle (cycle 7). Separating the address and the data by one cycle reduces the turn-around penalty when reads are followed immediately by writes (discussed in Section 7.3.2.4, “Coherent Read Followed by Coherent Write”).

Figure 7-6 on page 81 shows the 2-2 Mode timing for three consecutive write hits to M state lines. Access to the first tag ( $D0\_tag$ ) is started by asserting  $TOE\_L$  and by sending the tag address ( $A0\_tag$ ). In the cycle after the tag data ( $D0\_tag$ ) comes back, UltraSPARC determines that the access is a hit and that the line is in Modified (M) state. In the next clock, a request is made to write the data. The

data address is presented on the ECAD pins in the cycle after the request (cycle 4 for W0) and the data is sent in the following cycle (cycle 5). Systems running in 2-2 Mode incur *no* read-to-write bus turnaround penalty.




Figure 7-5 Timing for Coherent Write Hit to M State Line (1-1-1 Mode)




Figure 7-6 Timing for Coherent Write Hit to M State Line (2-2 Mode)

If the line is in Exclusive (E) state, the tag is updated to Modified (M) state at the same time that the data is written, as shown in Figure 7-7 on page 82 (1-1-1 Mode).




Figure 7-7 Timing for Coherent Writes with E-to-M State Transition (1-1-1 Mode)

Otherwise, the tag port is available for a tag check of a younger store during the data write. In the timing diagram shown in Figure 7-5 on page 81, the store buffer is empty when the first write request is made, which is why there is no overlap between the tag accesses and the write accesses. In normal operation, if the line is in M state, the tag access for one write can be done in parallel with the data write of previous write (E state updates cannot be overlapped). This independence of the tag and data buses make the peak store bandwidth as high as the load bandwidth (one per cycle). Figure 7-8 shows the 1-1-1 Mode overlap of tag and data accesses. The data for three previous writes (W0, W1 and W2) is written while three tag accesses (reads) are made for three younger stores (R3, R4 and R5).




Figure 7-8 Timing Overlap: Tag Access / Data Write for Coherent Writes (1-1-1 Mode)

If the line is in Shared (S) or Owned (O) state, a read for ownership is performed before writing the data.

### 7.3.2.3 Coherent Write Misses

If a coherent write misses in the E-Cache, the corresponding cache line is victimized. When the victimized line is dirty, a writeback transaction is scheduled. In any case, a read-to-own transaction is scheduled for the required write address. When the read completes, the new data overwrites it in the cache. Section 7.11.1, “Clean Victim Handling” and Section 7.11.2, “Dirty Victim Handling,” discuss this process in more detail.

### 7.3.2.4 Coherent Read Followed by Coherent Write

When a read is made to the E-Cache, the three cycle latency (1–1–1 Mode) causes the data bus to be busy two cycles after the address appears at the pins. For a processor without *delayed writes*, writes must be held for two cycles in order to avoid collisions between the write data and the data coming back from the read. Also, electrical considerations force an extra dead cycle while the E-Cache data bus driver is switched from the SRAMs to the UltraSPARC. UltraSPARC uses a one-deep write buffer in the data SRAMs to reduce the read-to-write turn-around penalty to two cycles. The write data is sent one cycle after the address (Figure 7-9). There is no penalty for write-to-read transitions.

Figure 7-9 shows the two cycle read-to-write turnaround penalty for 1–1–1 Mode. The figure shows three reads followed by two writes and two tag updates. The two cycle penalty applies to both tag accesses and data accesses (two stalled cycles between A2\_tag and A3\_tag as well as between A2\_data and A3\_data). There is no read-to-write turnaround penalty for 2–2 Mode.




Figure 7-9 Read-to-Write Bus Turnaround Penalty (1–1–1 Mode Only)

## 7.4 SYSADDR Bus Arbitration Protocol

This section specifies the distributed arbitration protocol for driving a request packet on the SYSADDR bus.

### 7.4.1 SYSADDR Bus Interconnection Topology

SYSADDR accommodates a maximum of four bus masters (which can be either UltraSPARCs or I/O ports), as well as a System Controller (SC).

A master UltraSPARC cannot send a request directly to a slave. All transactions are received by the SC and either serviced directly or forwarded to the proper recipient. The SC delivers a transaction to a specific interconnect slave interface by asserting that slave's unique Addr\_Valid signal. Note that in this discussion, Memory is considered a slave.

A distributed arbitration protocol determines the current driver for the SYSADDR bus and Addr\_Valid. Although each Addr\_Valid has only two potential drivers, the same enable logic can and should be used for both. Holding amplifiers in the System Controller must maintain the last state of Addr\_Valid whenever UltraSPARC or the SC stop driving it.

Figure 7-10 illustrates the interconnection topology for the SYSADDR bus. With this topology, the arbiter logic can be implemented efficiently, without any internal muxing or demuxing of the input or output request signals.




Figure 7-10 SYSADDR Bus Interconnection Topology

### 7.4.2 Distributed Arbitration

The SYSADDR bus uses a distributed arbitration protocol to provide the lowest possible latency for bus ownership, at the same time meeting the minimum cycle time requirements of the interconnect.

The arbitration protocol has the following features:

- Fully synchronous arbitration.
- Distributed protocol. All contenders simultaneously calculate the next allowed driver.
- Round Robin among the UltraSPARC ports. Note, however, that requests from the System Controller preempt the round robin and always get the highest priority. The round robin among the UltraSPARC ports resumes when the SC is finished.
- The arbitration protocol enforces a dead cycle on the SYSADDR bus when switching drivers. This allows sufficient time for the first driver to shut off in the dead cycle before the next driver turns on.
- All request signals are registered before use inside the SC or UltraSPARC. All tristate output enables for the SYSADDR bus and **Addr\_Valid** are registered. This requires the protocol to be described as a pipeline, where only the state of the request signals in the last cycle can affect the driver for the next cycle.

### 7.4.3 Arbitration Signals

The arbitration protocol uses the following signals for each UltraSPARC (See Figure 7-10 on page 84):

- **Nodex\_RQ** signal for the UltraSPARC's own request
- **SC\_RQ** signal for request from the system controller
- **Node\_RQ<2:0>** signal for request from up to three other UltraSPARCs on SYSADDR
- Each UltraSPARC uses the two low order bits <1:0> from its **port\_ID<4:0>** pins for self identification in the arbitration algorithm. Thus, all UltraSPARCs sharing SYSADDR must have unique values for port\_ID<1:0>.
- **Addr\_Valid<0..3>**. Allows the SC to indicate to a particular slave that it is the recipient of a packet. Each UltraSPARC has a unique copy of **Addr\_Valid**. It is driven either by the UltraSPARC or the SC. **Addr\_Valid** is asserted during the first cycle of any packet.

**Addr\_Valid** is driven following the same rules as SYSADDR signals. **Addr\_Valid** must be deasserted in the last cycle it is driven. The SC must contain a holding amplifier to maintain the previously asserted state of each **Addr\_Valid** signal when it is undriven.

### 7.4.3.1 Arbitration Rules

The interface that is currently driving (or allowed to drive) SYSADDR and **Addr\_Valid** is called the CURRENT DRIVER. The interface that drove (or was allowed to drive) SYSADDR and **Addr\_Valid** during the previous cycle is called the LAST PORT DRIVER. Note that the System Controller can become the CURRENT DRIVER, but it is never the LAST PORT DRIVER. When SC relinquishes the control after its transaction has completed, the value of LAST PORT DRIVER is the value of the interface that last drove the bus before the SC.

The arbitration protocol has the following rules:

1. After reset, the UltraSPARC with port\_ID<1:0>=0 is the initial LAST PORT DRIVER.
2. None of the interconnect masters or the SC may assert their requests until 44 processor cycles following the de-assertion of RESET\_L.
3. The UltraSPARC for which LAST PORT DRIVER=port\_ID<1:0> can take advantage of a rule that allows request, then drive. Otherwise, the UltraSPARC will minimally see a request, wait, then drive latency. The SC will always see this minimal latency, since it is not included as a potential LAST PORT DRIVER.
4. If no requests were asserted during the last cycle, the next cycle's value for LAST PORT DRIVER remains the same as this cycle's value.
5. If an UltraSPARC sees that LAST PORT DRIVER equals its port\_id<1:0>, it may assert its request in next cycle and drive a packet in the cycle after that. This reduced-latency-to-drive condition is disabled if any other requests are asserted during the cycle before request assertion.

Since the arbiter logic can use only registered requests, the reduced-latency-to-drive condition actually would be disabled during the next cycle, and the port would rely on the normal arbitration logic of rule 9, which adds one more cycle of latency.

6. The CURRENT DRIVER relinquishes ownership of the bus by deasserting its request for one cycle in the presence of another SC or interconnect request. This is a performance requirement.

7. The CURRENT DRIVER may drive SYSADDR at any time up to and including the cycle in which it deasserts its request.
8. If the CURRENT DRIVER's request was deasserted during the last cycle and one or more other requests were asserted, arbitration occurs during this cycle to decide who can drive during the next cycle.
9. During an arbitration cycle, the highest priority request from the last cycle is determined, as shown in Table 7-6. During the next cycle, the value of CURRENT DRIVER is changed to match the highest priority request.

During the next cycle, the value of LAST PORT DRIVER will change to the value of CURRENT DRIVER, unless the SC is the new CURRENT DRIVER. In this case, LAST PORT DRIVER retains its current state.

Note that the round robin protocol is unfair by design, favoring the LAST PORT DRIVER. This feature is required; it enables the request-then-drive rule for the LAST PORT DRIVER, since the LAST PORT DRIVER can drive without being dependent on possible simultaneously asserted requests. Fairness is provided by the release request in presence of another request rule; for example, a request from another port.

10. If during an arbitration cycle, an SC request was asserted last cycle, it has the highest priority and SC becomes the CURRENT DRIVER next cycle. The SC request does not modify the LAST PORT DRIVER variable and does not affect the round-robin turn for other interconnect ports, as shown in Table 7-6.

Table 7-6 Round Robin Arbitration Priority, without SC Request

LAST PORT DRIVER	Arbitration Priority Highest-to-Lowest
port_ID=0	0 1 2 3
port_ID=1	1 2 3 0
port_ID=2	2 3 0 1
port_ID=3	3 0 1 2

### 7.4.3.2 Latency Optimization in Uniprocessor Systems

Normally the CURRENT DRIVER must drop its request when it has no more pending requests. This rule minimizes the arbitration latency for other bus masters.

In uniprocessor systems, where SYSADDR is shared only by one processor, the SC, and at most one I/O device, it is advantageous to minimize the latency for the processor at the expense of latency for SC or the I/O device. To support this,

UltraSPARC has a mode that keeps its request asserted on the bus until it sees another request on the bus, even if it has no more pending requests. This eliminates one cycle of arbitration latency. This mode is enabled by hard-wiring any of the unused Node\_RQ<N> lines to logical '1'. UltraSPARC detects this condition during Power-On Reset processing.

Once UltraSPARC gives up the bus to another device, it gets it back only when it initiates another bus request. Since the UltraSPARC is the most active device on the bus in a uniprocessor system, it is highly probable that it will be parked on the bus.

The arbitration cycle for the SC and I/O device is delayed until UltraSPARC drops its request when it sees the new request. Thus, these devices pay a latency penalty to access the bus.

### 7.4.3.3 Rules for Addr\_Valid

**Addr\_Valid** is a radial bidirectional signal between each UltraSPARC and SC, as shown in Figure 7-10. It is driven by the CURRENT DRIVER. **Addr\_Valid** tells the SC when the CURRENT DRIVER is driving a valid packet; it is needed because the CURRENT DRIVER may keep its request asserted for longer than the minimum time required to deliver a packet or packets.

When the SC is CURRENT DRIVER, **Addr\_Valid** informs a port that it should receive a packet from the SYSADDR bus.

Rules for the assertion/deassertion of **Addr\_Valid**:

1. During reset, SC drives all **Addr\_Valid** signals to a deasserted state and releases them when RESET\_L is deasserted. This initializes the holding amplifiers to a known state.
2. **Addr\_Valid** is asserted for the first cycle of each two-cycle packet; it is deasserted for the second cycle.
3. The value of **Addr\_Valid** must be maintained by holding amplifiers in the SC when there is no active driver. Any UltraSPARC that drives **Addr\_Valid** always drives it low (deasserted) before releasing it. Thus, the holding amplifier holds it in the low state.
4. UltraSPARC drives **Addr\_Valid** during the entire time it is CURRENT DRIVER.
5. The UltraSPARC or SC must have driven **Addr\_Valid** low in or before the last cycle it is CURRENT DRIVER. See Figure 7-14 on page 90.

### 7.4.3.4 Arbitration Timing

Figures 7-12 through 7-18 illustrate the arbitration protocol timing. They also show how SYSADDR ownership changes from requestor to requestor.

The figures show the minimum arbitration latencies, which are as follows:

- 0 cycles if UltraSPARC or SC is CURRENT DRIVER (FIGURE 7-11)
- 1 cycle if UltraSPARC is the LAST PORT DRIVER (Figure 7-12)
- 2 cycles if not the LAST PORT DRIVER (Figure 7-13)
- 4 cycles if the CURRENT DRIVER must be forced off (Figure 7-14)

Figure 7-12 shows the timing in a uniprocessor system, with the UltraSPARC driving back-to-back packets in the absence of a request from SC.




Figure 7-11 Uniprocessor: Back-to-Back Packets—No SC Request

Figure 7-12 shows the timing for a single UltraSPARC driving back-to-back packets in the absence of another request.




Figure 7-12 Arbitration: Back-to-Back Packets—No Other Requests

Figure 7-13 shows the timing when the ownership changes between two UltraSPARCs. In this case, Port<sub>0</sub> does not assert a request after its current one.




Figure 7-13 Arbitration: Change Of Ownership

Figure 7-14 shows the timing when the ownership changes between two UltraSPARCs. In this case, Port<sub>0</sub> drives its first request and keeps Req<0> asserted, attempting to drive back-to-back requests. The presence of Req<1> forces an arbitration cycle, however, and Port<sub>1</sub> becomes CURRENT DRIVER as a result.




Figure 7-14 Arbitration: CURRENT DRIVER Loses Ownership While Asserting Request

Figure 7-15 on page 91 shows the timing when the SC takes ownership after an UltraSPARC has driven a request packet. Since Port<sub>0</sub> is the receiver of the request, SC drives Addr\_Valid<0> during the first cycle of its request.




Figure 7-15 Arbitration: SC Arbitrates and Sends a Packet to Port<sub>0</sub>

Figure 7-16 shows the timing when the SC relinquishes ownership after it has driven a request packet. Port<sub>0</sub> asserts its request and is allowed to drive its packet(s) after one dead cycle.




Figure 7-16 Arbitration: SC Gives Up Ownership to Port<sub>0</sub>

In Figure 7-17, Port<sub>1</sub> encounters a quiescent bus when asserts its request. It is allowed to drive its packet(s) after one arbitration cycle.




Figure 7-17 Arbitration: Bus Quiescent—Port<sub>1</sub> Becomes CURRENT DRIVER

In Figure 7-18, the SC becomes CURRENT DRIVER.




Figure 7-18 Arbitration: SC Becomes CURRENT DRIVER

## 7.5 UltraSPARC Interconnect Transaction Overview

There are four interconnect transaction categories:

1. P\_REQ transaction request from UltraSPARC to the system on the SYSADDR bus. These transactions initiate activity on the interconnect. P\_REQ transactions are further subdivided into coherent requests for cacheable memory accesses, noncacheable P\_REQ transactions, and interrupt vector accesses. Coherent read/write requests transfer 64-byte blocks, which corresponds to the E-Cache block size. Partial stores are supported to noncacheable locations only. The interconnect does not support read-modify-write requests, so atomic loads and stores can be performed only to cacheable memory.

UltraSPARC splits P\_REQ transactions into two independent classes:

- Class 0 contains read transactions due to cacheable misses and block loads
- Class 1 contains Writeback requests, WriteInvalidate requests, block stores, interrupt requests, noncached read requests (other than block loads), and noncached write requests.

SC must strongly order transactions from each processor within each Class.

2. S\_REQ transaction request from the system to the processor on the SYSADDR bus; it is either a copyback/invalidate in response to some coherent P\_REQ or a slave read of the processor ID register.
3. P\_REPLY acknowledgment generated by the processor to the system on point-to-point unidirectional wires. It is generated in response to a previous S\_REQ transaction from the system.

4. S\_REPLY acknowledgment is generated by the system to the processor on point-to-point unidirectional wires, which initiates transfer of data. It is generated in response to a P\_REQ or P\_REPLY from that processor.

Any UltraSPARC event (such as a load or store miss) that causes an interconnect transaction completes before any snoop activity can result in the invalidation or copyback of that line. This is a necessary condition to avoid livelock, which may otherwise arise if a line is shuttling back and forth among multiple requesters and no requester is able to make any incremental progress.

### 7.5.1 Cache Line and Writeback Buffer Ownership Windows

It is important to understand the relationship between S\_REPLYs and S\_REQ / P\_REPLY combinations for transferring ownership of a line.

UltraSPARC is the owner of a line starting the cycle after it receives an S\_REPLY for that line.

The SC must not issue an S\_REPLY for a request with the same cache index (that is, for each coherent read or Writeback) during the window between an S\_REQ and P\_REPLY for that same index. This presents a race condition with indeterminate results. Figure 7-19 shows the window during which SC must not issue an S\_REPLY. (The figure shows that the P\_REQ can come either before or after the S\_REQ.) In this case, SC must not reply to P\_REQ until the UltraSPARC has replied to S\_REQ.




Figure 7-19 S\_REQ / P\_REPLY Window

In addition, when the No Dual Tag Present (NDP) option is being used to allow S\_REQs to interrogate the UltraSPARC for the presence of a line, if an S\_REQ to the same index as an outstanding miss arrives before both the read and the Writeback are completed:

1. If UltraSPARC receives the S\_REQ for a clean cache block after the S\_RBU / S\_RBS reply for the victimizing read transaction at the same cache index, it returns P\_SNACK.

2. If UltraSPARC receives the S\_REQ for the dirty cache block in the Writeback Buffer *after* the S\_WAB/S\_WBCAN reply for the Writeback transaction and before the S\_RBU/S\_RBS reply for the read transaction, the S\_REQ completes atomically and can either result in P\_SACK or P\_SNACK. Both P\_REPLYS are correct, since the former ends up sourcing the same data that was just written to memory.

If an S\_REQ receives a P\_SNACK, SC can send an S\_CRAB, but UltraSPARC returns undefined data. There is no reason for SC to send an S\_CRAB in this case.

## 7.6 Cache Coherence Protocol

This section describes the protocol used to maintain coherency between an UltraSPARC's internal caches, the E-Cache, and the system. "System" refers to any other location within the same coherency domain as UltraSPARC; for example, it includes caches of other processors connected to the interconnect. The cache coherence protocol operates on Physically Indexed, Physically Tagged (PIPT) writeback caches.

The E-Cache maintains inclusion for both the I-Cache and the D-Cache; that is, all lines in the internal caches are also in the E-Cache. The system is responsible only for maintaining E-Cache coherency; UltraSPARC ensures that the internal caches are coherent.

The cache coherence protocol is point-to-point write-invalidate; that is, SC must issue separate S\_INV requests to each cache containing a copy of the line it needs to invalidate. There are no "broadcast" transmissions on the interconnect.

The protocol is based on the MOESI states maintained in the E-Cache tags of each master port. Note that subsets of the states, such as MSI, or MOSI, could be used. Bits within each E-Cache tag define the cache line state of each line:

Table 7-7 E-Cache Coherency State Definition

Line State	State Bit		
	Valid	Modified	Exclusive
Invalid (I)	0	X	X
Shared Clean (S)	1	0	0
Exclusive Clean (E)	1	0	1
Shared Modified (O)	1	1	0
Exclusive Modified (M)	1	1	1

### 7.6.1 State Transitions

Figure 7-20 on page 95 shows the cache coherency state diagram. Table 7-9 on page 97 describes these transitions. It also shows the transactions that are initiated by either UltraSPARC or the SC, along with the expected acknowledgment following each transaction.




Figure 7-20 Cache Coherence Protocol State Diagram

---

**Note:** These are not necessarily the transitions seen by a cache line at index  $[i]$ ; rather, they are the transitions for a data block that is moving to/from a cache line. The Invalid state in this context means that the block is not present in this cache, but it may be present in another cache.

---

The following are invariants for the state transitions:

1. Only one cache in the system can ever have the line in E or M state; while a line is in E or M state, no other cache can have a copy of that line.
2. Only one cache in the system can ever have the line in the O state; any other cache having that line must have it in the S state.
3. For ReadToOwn transactions, when data transfer is needed, the line should be sourced from a cache that has the line in the M or O state. The line is sourced from the addressed location in memory only if no cache has it.
4. With a P\_WRB\_REQ transaction, a cache line is written to the destination address only if its state is M or O. The Writeback is cancelled if its state is I.
5. With a P\_WRI\_REQ transaction, data is written to memory regardless of its state.

6. SC should cancel a P\_WRB\_REQ transaction when a P\_RDO\_REQ (S\_CPI\_REQ to UltraSPARC) or P\_WRI\_REQ (S\_INV\_REQ to UltraSPARC) from any other UltraSPARC invalidates the Writeback line.
7. UltraSPARC will not issue a read request for a line that is already in its cache (this includes P\_RDD\_REQ).

Figure 7-20 on page 95 shows that some transitions are caused by the PREFETCH{A} instructions, which are not supported by all UltraSPARC models. Table 7-8 shows which UltraSPARC models support the PREFETCH{A} instructions.

Table 7-8 PREFETCH{A} Instruction Support

	UltraSPARC-I	UltraSPARC-II
PREFETCH{A}		✓

Table 7-9 Transitions Allowed for Cache Coherence Protocol

Transition	Description	Transaction Req to/from Port	Acknowledgment	
I → E	Load miss; data coming from memory to an invalid line (no other cache has the data).	P_RDS_REQ	S_RBU	
I → S	Load miss; data provided by another cache or memory to an invalid line (another cache has the data) I-Cache miss or PREFETCH.	P_RDS_REQ	S_RBS	
		P_RDSA_REQ	S_RBS	
I → M	Store miss, atomic miss on invalid line, PREFETCH.	P_RDO_REQ	S_RBU	
E → M	Store hit or atomic hit to Exclusive Clean line.	<i>No Transaction</i>	<i>No Transaction</i>	
E → S	Request from system to share this line (load miss from another processor).	S_CPB_REQ, S_CPB_MSI_REQ	P_SACK   P_SACKD <i>followed by S_CRAB</i>	
E → I	i) A clean line is victimized by the processor.  I-Cache miss.  Write miss.	P_RDS_REQ <i>or</i> P_RDSA_REQ <i>or</i> P_RDO_REQ	S_RBU or S_RBS  S_RBS  S_RBU	
	ii) Request from system to copyback and invalidate this line (store miss from another processor).	S_CPI_REQ	P_SACK   P_SACKD <i>followed by S_CRAB</i>	
	iii) Request from SC to invalidate this line (block store from another processor)	S_INV_REQ	P_SACK   P_SACKD	
S → M	Store hit, atomic hit to Shared Clean line, PREFETCH.	P_RDO_REQ	S_OAK	
S → I	i) A Shared Clean line is victimized by UltraSPARC.  I-Cache miss.  Write hit on shared line.	P_RDS_REQ <i>or</i> P_RDSA_REQ <i>or</i> P_RDO_REQ	S_RBU or S_RBS  S_RBS  S_RBU	
		ii) Another processor wants to write this shared line.	S_INV_REQ <i>or</i> S_CPI_REQ	P_SACK   P_SACKD  P_SACK   P_SACKD <i>followed by S_CRAB</i>
		iii) Request from SC to invalidate this line (block store from another processor).	S_INV_REQ	P_SACK   P_SACKD
M → O	Request from another processor to read a modified line, memory is not updated (as opposed to M → S).	S_CPB_REQ	P_SACK   P_SACKD <i>followed by S_CRAB</i>	
M, O → I	i) A Modified line is victimized by the processor (Writeback).	P_WRB_REQ	S_WAB or S_WBCAN <i>if system takes ownership before completing Writeback</i>	
	ii) Request from system to copyback and invalidate this line (store miss from another processor).	S_CPI_REQ	P_SACK   P_SACKD <i>followed by S_CRAB</i>	
	iii) Request from system to invalidate this line (block store from another processor)	S_INV_REQ	P_SACK   P_SACKD	
M, O → S	Request from another processor to read this line, memory is updated so line becomes clean (c.f. M → O)	S_CPB_MSI_REQ	P_SACK   P_SACKD <i>followed by S_CRAB</i>	
O → M	Store hit, atomic hit to Modified line, PREFETCH.	P_RDO_REQ	S_OAK	

## 7.6.2 Cache Coherence Model

UltraSPARC supports a variety of cache coherent system implementations.

UltraSPARC can be used in a system that keeps a non-uniform copy of the E-Cache tags. Non-uniform means that it does not maintain all five of the MOESI states. It is possible to build a set of duplicate tags (Dtags) with 2, 3, or 4 states, with various mappings of the MOESI states onto the reduced states. There can be performance or implementation advantages specific to a system depending on the Dtag description.

It is possible to build a simpler system without Dtags. In systems of this type, any cache-coherent activity from another memory user must first interrogate UltraSPARC to see if the memory line is in use. If the line is in use, the UltraSPARC is asked to change the line's MOESI state.

In systems with or without Dtags, the goal is to implement a write-invalidate cache coherency protocol.

Because UltraSPARC allows coherent read misses and Writebacks to complete independently, a typical external controller, (SC or system controller) must maintain some transient state during the window defined by the outstanding read and Writeback. It is possible, however, to avoid maintaining this state by making the read with Writeback complete atomically; this is described later.

Figure 7-21 illustrates a system that uses Dtags to maintain cache coherence; the system contains multiple UltraSPARCs, one Dtag cache for each processor, a System Controller, and one Dtag Transient Buffer (DtagTB) within the SC for each Dtag cache. The drawing also shows the Etag and Writeback buffer within each UltraSPARC.

Each DtagTB contains the same number of entries as the number of Writeback buffer entries in each UltraSPARC, which is model dependent. The DtagTB acts as the  $n+m$ th Dtag entry, where  $n$  is the number of Etag entries and  $m$  is the number of Writeback buffer entries. The DtagTB temporarily holds the Dtag state for either the new line or the victim (Writeback) line when a cache miss displaces a dirty block from the E-Cache. Conceptually, it is easier to design an SC that keeps the victim address in the DtagTB, but it may be difficult to get the tag from the Dual tags, depending on the specific implementation.

The SC must manage the transient buffer carefully. Since DtagTB contains lines that may need to return data in response to coherent reads, SC must interrogate it whenever it would interrogate the Dtags. Alternatively, the SC could block other coherent activity to that index until both the read and Writeback complete, so the transient state is never visible to another coherent transaction.




Figure 7-21 Cache Coherence Model Using Centralized Duplicate Tags (Dtags)

In the example shown in Figure 7-21, two UltraSPARCs cache the same data block A. UltraSPARC<sub>1</sub> has block A in the O state; UltraSPARC<sub>k</sub> has block A in the S state. UltraSPARC<sub>1</sub> victimizes block A for a new data block B, and transfers the dirty block A to the writeback buffer for writing to memory. SC places the Dtag state for block B in DtagTB, marks the buffer valid, and waits for the Writeback transaction. If UltraSPARC<sub>k</sub> were also to victimize block A for block B, then block B will simply overwrite block A in the Etags and the Dtags for UltraSPARC<sub>k</sub>. In this case, the writeback buffer and DtagTB would not be used for this transaction, since the line victim is clean.

### 7.6.3 Cache Coherence Sequence in Systems with Dtags

An example sequence of events:

1. UltraSPARC asserts its Req<n> signal to indicate that it wants to arbitrate for the address bus. It eventually wins the arbitration and drives a request packet on SYSADDR.

2. SC decodes the request packet and determines the transaction type and physical address. If it is a coherent read or write transaction, the SC takes the full address and interrogates the Dtags and any valid DtagTBs. If Dtag reads can occur every cycle, there may need to be some bypassing of Dtag updates; if a Dtag read-update pair is in progress, some blocking of new transactions may be required.

If the address is in main memory, SC initiates the memory cycle. If the address is not in main memory, SC can terminate coherent reads with error.

3. SC consolidates the result of the lookup from all the Dtags, and in the next cycle determines where the data will come from for a read transaction.

If the data is to be sourced from main memory, SC continues with the memory cycle.

If the data is to be sourced from another UltraSPARC's cache, SC aborts the memory cycle and sends an appropriate S\_REQ to each UltraSPARC containing a copy of the requested line.

4. SC waits for a P\_REPLY from each UltraSPARC to which it sent an S\_REQ before S\_REPLYing to the original requesting UltraSPARC. In general, the SC does not complete the original transaction until all of the related S\_REQs are P\_REPLYed. Implementations may overlap some of these operations, but must be careful to meet the requirements of the SPARC-V9 memory model in this case.
5. When the data is ready to be transferred to the requesting UltraSPARC, SC sends the acknowledgment S\_REPLY to the requestor, then the data is transferred from a sourcing cache, or from main memory.
6. If the original request was a Writeback, the lookup and update are only necessary on the Dtag and DtagTB of the requesting UltraSPARC; depending on the results of this lookup, SC generates an S\_REPLY to it either drive the data (S\_WAB) or cancel the Writeback (S\_WBCAN).
7. For a write-invalidate request, the lookup and update are performed in the same manner as for coherent read requests. SC sends an invalidation S\_REQ to all UltraSPARCs that have a lookup match. The SC defers the S\_REPLY to the requesting UltraSPARC for driving the data until it receives all of the P\_REPLYs for invalidations. Again, this behavior is implementation-specific.

### 7.6.4 Cache Coherence Sequence in Systems without Dtags

The following is an example sequence of events for the coherence model shown in Figure 7-21 on page 99, except that there are no duplicate tags. Typically, this is a system with a single UltraSPARC and a cache-coherent I/O interface. In this case, I/O transfers should not be completed to memory until the SC has issued an S\_REQ to snoop the UltraSPARC for the DMA address and it has received the corresponding P\_REPLY.

Every I/O read incurs a copyback S\_REQ to UltraSPARC and every I/O 64-byte write incurs an invalidate S\_REQ. SC should wait for a P\_REPLY acknowledgment from UltraSPARC for each DMA transaction before reading or writing memory.

The data is sourced either from the E-Cache (if the P\_REPLY was P\_SACK or P\_SACKD) or from main memory (if the P\_REPLY was P\_SNACK).

For I/O 64-byte writes, SC writes data to memory after it receives the invalidation acknowledgment from UltraSPARC.

1. P\_SACKD informs SC that UltraSPARC was initiating or had an outstanding P\_WRB\_REQ to the same address<40:6>. Since some other writer has ownership, this Writeback should not complete to memory, because the other writer's modifications may be overwritten.
2. In systems without Dtags, SC must remember the P\_REPLY type from UltraSPARC if it previously sent an invalidation (S\_INV\_REQ or S\_CPI\_REQ) request (due to P\_WRI\_REQ from UltraSPARC or DMA, or P\_RDO\_REQ from DMA for read-modify-write). If the reply was P\_SACKD, SC must cancel the subsequent Writeback transaction (P\_WRB\_REQ) from UltraSPARC.
3. Upon receiving a P\_SACKD reply for S\_INV\_REQ or S\_CPI\_REQ, the SC should treat any subsequent P\_SACKD as a P\_SNACK until it issues S\_WBCAN to cancel the Writeback. Note that UltraSPARC may issue this P\_SACKD before the P\_WRB\_REQ becomes visible to the system.
4. The SC sets NDP (No Dtag Present) in the S\_REQ request packet. This instructs UltraSPARC to generate a P\_SNACK reply in response to S\_CPB\_REQ, S\_CPI\_REQ, and S\_CPD\_REQ requests if it does not have the requested block.
5. If UltraSPARC sets the IVA (Invalidate Advisory) bit in a P\_WRI\_REQ transaction, SC sends an explicit S\_INV\_REQ request to the UltraSPARC.

## 7.7 Cache Coherent Transactions

This section specifies the cache coherent transactions (that is, transactions issued to access cacheable main memory address space), and the final Etag cache state of the requesting interconnect master after the transaction completes.

### 7.7.1 ReadToShare (*P\_RDS\_REQ*)

Coherent Read to share. Generated by UltraSPARC due to a load miss.

The system provides the data to the UltraSPARC with S\_RBS (**Read Block Shared**) reply if another cache also shares it, and S\_RBU (**Read Block Unshared**) reply if no other cache has it.

If this read transaction displaces a dirty victim block in the cache (Etag state is M or O), UltraSPARC sets the **Dirty Victim Pending (DVP)** bit in the request packet.

If no other cache has this datum (that is, if this is the first read of the datum), then Etag transitions to E. This gives exclusive access to the requesting UltraSPARC to later write this datum without generating another interconnect transaction.

If SC determines that another cache also has this datum, Etag transitions to S.

Table 7-10 shows the number of outstanding ReadToShare transactions that each UltraSPARC model supports.

Table 7-10 Supported Number of Outstanding ReadToShare Transactions

	UltraSPARC-I	UltraSPARC-II
Number	1	3

#### 7.7.1.1 Error Handling

The system can reply with S\_RTO (time-out, typically if the address is for unimplemented memory), or S\_ERR (bus error, typically if the access is illegal). These in turn generate data access or instruction access error exceptions as described in Chapter 11, "Error Handling."

### 7.7.2 ReadToShareAlways (*P\_RDSA\_REQ*)

Coherent Read to share always. Generated by a UltraSPARC for an I-Cache miss.

This is the same as the ReadToShare transaction, except that the Etag of the requesting UltraSPARC always transitions to S, and the system provides the data with S\_RBS reply. ReadToShareAlways avoids the overhead of taking read only lines from E to S state when sharing eventually occurs.

If this transaction displaces a dirty victim block in the cache (Etag state is M or O), UltraSPARC sets the Dirty Victim Pending (DVP) bit in the request packet.

UltraSPARC supports only one outstanding ReadToShareAlways transaction.

### 7.7.2.1 Error Handling

The system can reply with S\_RTO (time-out, typically if the address is for unimplemented memory), or S\_ERR (bus error, typically if the access is illegal). These in turn generate data access or instruction access error exceptions as described in Chapter 11, “Error Handling.”

### 7.7.3 ReadToOwn (P\_RDO\_REQ)

Coherent Read to Own. Generated by UltraSPARC for a store miss or atomic miss, or for a store hit or atomic hit on a shared line.

Etag transitions to M.

For a store miss or atomic miss, SC gets data from memory or another processor and provides it to UltraSPARC with the S\_RBU reply, after SC receives P\_SACK or P\_SACKD reply from all other interconnect ports sharing this block.

If UltraSPARC already has the block in the S or O state and wants exclusive ownership in order to write the block (store hit or atomic hit), no data is transferred and SC replies with S\_OAK (Exclusive Ownership Ack) after receiving P\_SACK or P\_SACKD from all other interconnect ports sharing this block. It is legal to transfer data to the processor even in this case. In systems without Dtags, this must be done.

If this read transaction displaces a dirty victim block in the cache (Etag state is M or O), UltraSPARC sets the Dirty Victim Pending (DVP) bit in the request packet.

Table 7-11 shows the number of outstanding ReadToOwn transactions that each UltraSPARC model supports.

Table 7-11 Supported Number of Outstanding ReadToOwn Transactions

	UltraSPARC-I	UltraSPARC-II
Number	1	3

### 7.7.3.1 Error Handling

The system can reply with S\_RTO (time-out, typically if the address is for unimplemented memory), or S\_ERR (bus error, typically if the access is illegal). These in turn generate data access or instruction access error exceptions as described in Chapter 11, "Error Handling."

### 7.7.4 ReadToDiscard (P\_RDD\_REQ)

Coherent Read with intent to discard after first use. Generated by UltraSPARC for a block load miss.

No state change in Etag in the system. This is a nondestructive read from an owning cache (in M | O state), or from main memory. SC provides the data to UltraSPARC with the S\_RBS reply. The DVP bit is undefined for this transaction.

Table 7-12 shows the number of outstanding ReadToDiscard transactions that each UltraSPARC model supports.

Table 7-12 Supported Number of Outstanding ReadToDiscard Transactions

	UltraSPARC-I	UltraSPARC-II
Number	1	2

### 7.7.4.1 Error Handling

The system can reply with S\_RTO (time-out, typically if the address is for unimplemented memory), or S\_ERR (bus error, typically if the access is illegal). These in turn generate data access or instruction access error exceptions as described in Chapter 11, "Error Handling."

### 7.7.5 Writeback (P\_WRB\_REQ)

Writeback Request. Generated by UltraSPARC to write back a dirty victimized block to memory. The Writeback is *always* associated with a preceding coherent victimizing read transaction (with the DVP bit set) on the same cache line.

The Etag transitions to a new state based on the associated victimizing read transaction; that is, to E state if no other processor has the data, to S state if another processor shares the data, or to I state if the read fails.

If the Writeback is to be cancelled because of an intervening invalidation (S\_CPI\_REQ or S\_INV\_REQ) for the victimized datum (due to a P\_RDO\_REQ or P\_WRI\_REQ from another UltraSPARC), SC cancels the Writeback with S\_WBCAN and no data is written.

If the Writeback is not cancelled, SC issues S\_WAB and UltraSPARC drives the 64-byte block of data aligned on a 64-byte boundary ( $A \ll 5:4 \gg = 0$ ) onto SYSDATA.

See Section 7.11, “Writeback Issues,” for more information about Writeback.

### 7.7.5.1 Error Handling

Since UltraSPARC always pairs a Writeback and a read with DVP set, the Writeback is issued even if the read terminates with error. It is illegal for SC to respond to Writeback with S\_RTO or S\_ERR; that is, the Writeback transaction always completes with S\_WAB or S\_WBCAN. SC uses interrupts to report write failures.

### 7.7.6 WriteInvalidate (P\_WRI\_REQ)

Coherent Write and Invalidate request. Generated by UltraSPARC for a block store to an S, O, or I state line or a block store commit to a line in any state. This transaction is used to inject new data directly into the coherence domain; there is no victim read transaction associated with this request.

The P\_WRI\_REQ packet contains an Invalidate me Advisory (IVA) bit, which specifies whether SC must send an S\_INV\_REQ back to the requesting processor. The IVA bit is ignored in systems that support Dtags.

After all invalidations have been acknowledged, SC issues S\_WAB to the master UltraSPARC to drive the 64-byte block of data aligned on a 64-byte boundary ( $A \ll 5:4 \gg = 0$ ) onto SYSDATA.

UltraSPARC can issue up to two outstanding WriteInvalidate transactions.

#### 7.7.6.1 Error Handling

It is illegal for SC to respond to a WriteInvalidate request with S\_RTO or S\_ERR. SC reports write errors with interrupts.

### 7.7.7 Invalidate (*S\_INV\_REQ*)

Invalidate request from SC to UltraSPARC. SC generates *S\_INV\_REQs* to service a ReadToOwn (*P\_RDO\_REQ*) or WriteInvalidate (*P\_WRI\_REQ*) request from another processor.

Etag transitions to I.

UltraSPARC issues its *P\_REPLY* depending on the state of the E-Cache line and the setting of the No Dual tag Present (NDP) bit in the *S\_INV\_REQ*.

If NDP=0, UltraSPARC replies with:

- *P\_SACK* if the block is in the E-Cache. UltraSPARC also asserts *P\_SACK* if the block is not in the cache, but this is an error condition in systems that support Dtags (NDP=0).
- *P\_SACKD* if the block has been victimized from the E-Cache but not yet written back.

If NDP=1, UltraSPARC replies with:

- *P\_SACK* if the block is in the E-Cache.
- *P\_SACKD* if the block has been victimized from the E-Cache but not yet written back.
- *P\_SNACK* if the block is not present in the E-Cache or the writeback buffer.

UltraSPARC responds more quickly if NDP=0; SC should assert NDP only in systems that do not support Dtags. Section 7.10, "*S\_REQ*," on page 111 for more timing information.

SC can buffer the *P\_SACKD* reply and cancel the *P\_WRB\_REQ* when it appears.

UltraSPARC supports one outstanding coherent system request. SC can send its next coherent request on the *second* cycle after the *P\_SACK{D}* reply.

### 7.7.8 Copyback (*S\_CPB\_REQ*)

Copyback request from SC to UltraSPARC. SC generates *S\_CPB\_REQ* to service a ReadToShare (*P\_RDS\_REQ*) or ReadToShareAlways (*P\_RDSA\_REQ*) request from another processor.

The Etag final state is O or S.

UltraSPARC issues its *P\_REPLY* depending on the state of the E-Cache line and the setting of the No Dual tag Present (NDP) bit in the *S\_CPB\_REQ*.

If NDP=0, UltraSPARC replies with:

- P\_SACK or P\_SACKD if the block is in the E-Cache or has been victimized from the E-Cache but not yet written back. Note that UltraSPARC can reply with P\_SACK even if the block has been victimized from the E-Cache. UltraSPARC also asserts P\_SACK if the block is not in the cache, but this is an error condition in systems that support Dtags (NDP=0).

If NDP=1, UltraSPARC replies with:

- P\_SACK if the block is in the E-Cache.
- P\_SACKD if the block has been victimized from the E-Cache but not yet written back.
- P\_SNACK if the block is not present in the E-Cache or the writeback buffer.

The P\_SACK or P\_SACKD reply indicates that UltraSPARC is ready to transfer the requested data. SC initiates the data transfer by sending S\_CRAB. If NDP=0 and the block was not present in the cache, UltraSPARC drives undefined data in response to the S\_CRAB.

UltraSPARC responds more quickly if NDP=0; SC should assert NDP only in systems that do not support Dtags. Section 7.10, “S\_REQ,” on page 111 for more timing information.

UltraSPARC supports one outstanding coherent system request. SC can send its next coherent request on the cycle after the S\_CRAB reply.

### 7.7.9 CopybackInvalidate (*S\_CPI\_REQ*)

Copyback and Invalidate request from SC to UltraSPARC. SC generates S\_CPI\_REQ to service a ReadToOwn (P\_RDO\_REQ) request from another processor.

The Etag transitions to I.

UltraSPARC issues its P\_REPLY depending on the state of the E-Cache line and the setting of the No Dual tag Present (NDP) bit in the S\_CPI\_REQ.

If NDP=0, UltraSPARC replies with:

- P\_SACK if the block is in the E-Cache. UltraSPARC also asserts P\_SACK if the block is not in the cache, but this is an error condition in systems that support Dtags (NDP=0).
- P\_SACKD if the block has been victimized from the E-Cache but not yet written back.

If NDP=1, UltraSPARC replies with:

- P\_SACK if the block is in the E-Cache.
- P\_SACKD if the block has been victimized from the E-Cache but not yet written back.
- P\_SNACK if the block is not present in the E-Cache or the writeback buffer.

The P\_SACK or P\_SACKD reply indicates that UltraSPARC is ready to transfer the requested data. SC initiates the data transfer by sending S\_CRAB. If NDP=0 and the block was not present in the cache, UltraSPARC drives undefined data in response to the S\_CRAB.

UltraSPARC responds more quickly if NDP=0; SC should assert NDP only in systems that do not support Dtags. Section 7.10, "S\_REQ," on page 111 for more timing information.

SC can buffer the P\_SACKD reply and cancel the P\_WRB\_REQ when it appears.

UltraSPARC-I supports one outstanding coherent system request. SC can send its next coherent request on the cycle after the S\_CRAB reply.

### **7.7.10 CopybackToDiscard (S\_CPD\_REQ)**

Non-destructive copyback request from SC to UltraSPARC. Generated by SC to service a ReadToDiscard (P\_RDD\_REQ) request from another processor. This transaction does not generate a state change for the E-Cache line.

No state change in Etag.

UltraSPARC issues its P\_REPLY depending on the state of the E-Cache line and the setting of the No Dual tag Present (NDP) bit in the S\_CPI\_REQ.

If NDP=0, UltraSPARC replies with:

- P\_SACK if the block is in the E-Cache. UltraSPARC also asserts P\_SACK if the block is not in the cache, but this is an error condition in systems that support Dtags (NDP=0).
- P\_SACKD if the block has been victimized from the E-Cache but not yet written back

If NDP=1, UltraSPARC replies with:

- P\_SACK if the block is in the E-Cache.
- P\_SACKD if the block has been victimized from the E-Cache but not yet written back.

- P\_SNACK if the block is not present in the E-Cache or the writeback buffer.

The P\_SACK or P\_SACKD reply indicates that UltraSPARC is ready to transfer the requested data. SC initiates the data transfer by sending S\_CRAB. If NDP=0 and the block was not present in the cache, UltraSPARC drives undefined data in response to the S\_CRAB.

UltraSPARC responds more quickly if NDP=0; SC should assert NDP only in systems that do not support Dtags. Section 7.10, “S\_REQ,” on page 111 for more timing information.

UltraSPARC supports one outstanding coherent system request. SC can send its next coherent request on the cycle after the S\_CRAB reply.

## 7.8 Non-Cached Data Transactions

This section specifies the non-cached data transactions; that is, transactions issued while the MMU is disabled or to non-physical cacheable pages. UltraSPARC does not cache data associated with these transactions.

### 7.8.1 NonCachedRead (P\_NCRD\_REQ)

Noncached Read. Generated by an UltraSPARC by a load or instruction fetch from a noncached address space, or by SC to read an UltraSPARC’s port\_ID register on behalf of another processor.

This transaction reads either 1, 2, 4, 8, or 16 bytes; the byte location is specified with a bytemask in the request packet. The address is aligned on a 16-byte boundary. The bytemask is aligned on a natural boundary.

SC sends an S\_RAS (Read ACK Single) reply, which directs the requesting UltraSPARC to receive the data from SYSDATA.

SC can send P\_NCRD\_REQ to UltraSPARC in order to service an interprocessor read request. The transaction sequence is as follows:

1. UltraSPARC<sub>1</sub> sends P\_NCRD\_REQ to SC in order to read the port\_ID of UltraSPARC<sub>2</sub>
2. SC forwards the P\_NCRD\_REQ to UltraSPARC<sub>2</sub>
3. UltraSPARC<sub>2</sub> responds to SC with P\_RAS, indicating that it is ready to drive the requested data
4. SC responds to UltraSPARC<sub>2</sub> by sending S\_SRS

5. UltraSPARC<sub>2</sub> drives the value of its port\_ID register on SYSDATA
6. SC sends S\_RAS to UltraSPARC<sub>1</sub> (the initiator)
7. UltraSPARC<sub>1</sub> reads the port\_ID of UltraSPARC<sub>2</sub> from SYSDATA

Table 7-13 shows the number of outstanding NonCachedRead transactions that each UltraSPARC model supports.

Table 7-13 Supported Number of Outstanding NonCachedRead Transactions

	UltraSPARC-I	UltraSPARC-II
<b>Number</b>	1	1

### 7.8.2 NonCachedBlockRead (P\_NCBRD\_REQ)

Noncached Block Read Request. UltraSPARC reads 64 bytes of noncached data with this transaction. Generated by UltraSPARC for block read of a noncached address space.

The data is aligned on 64-byte boundary (PA<5:4>=0). SC sends an S\_RBU (Read Block Unshared) reply, which directs the requesting UltraSPARC to receive the data from SYSDATA.

Table 7-13 shows the number of outstanding NonCachedBlockRead transactions that each UltraSPARC model supports.

Table 7-14 Supported Number of Outstanding NonCachedBlockRead Transactions

	UltraSPARC-I	UltraSPARC-II
<b>Number</b>	1	2

### 7.8.3 NonCachedWrite (P\_NCWR\_REQ)

Noncached Write. Generated by UltraSPARC to write a noncached address space.

The address is aligned on 16-byte boundary. Any number between 0..16 bytes can be written, as specified by a 16-bit bytemask in the request. Typically, the data is written to slave devices that support writes with arbitrary byte masks (mainly graphics devices). A bytemask of all zeros indicates a no-op at the slave.

SC issues S\_WAS to the requesting UltraSPARC to drive the data on SYSDATA.

### 7.8.4 NonCachedBlockWrite (P\_NCBWR\_REQ)

Noncached Block Write Request. UltraSPARC writes 64 bytes of noncached data. Generated by UltraSPARC for block store to a noncached address space.

The data is aligned on 64-byte boundary (PA<5:4>=0).

SC issues S\_WAB to the requesting UltraSPARC to drive the data on SYSDATA.

## 7.9 S\_RTO/S\_ERR

UltraSPARC changes the E-Cache tag to I state whenever a P\_RD\*\_REQ for that lines receives S\_RTO or S\_ERR reply.

When UltraSPARC issues a P\_REQ for ownership of a line in S or O state, of the reply is S\_RTO or S\_ERR, the state of the line is not changed (tag or data) and the store is not completed.

## 7.10 S\_REQ

UltraSPARC-I can support at most one outstanding S\_REQ transaction for copy-back/invalidate from SC. SC must block subsequent S\_REQs to the same UltraSPARC-I, even when the requests are from different UltraSPARCs and for data at different addresses.

UltraSPARC-I also imposes the following restrictions on back-to-back S\_REQs:

- If the previous S\_REQ requires a data transfer, the earliest that SC can send the next S\_REQ (both S\_INV\_REQ and S\_CP\*\_REQ) is in the clock cycle following the S\_REPLY that transfers the data.
- If the previous S\_REQ *does not* require a data transfer (both S\_INV\_REQ and P\_SNACK reply to a preceding S\_CP\*\_REQ), the earliest that SC can send the next S\_REQ (both S\_INV\_REQ and S\_CP\*\_REQ) is in the clock cycle following the P\_REPLY for the previous S\_REQ.

UltraSPARC is allowed to issue unrelated transactions before it provides the P\_REPLY to an outstanding S\_REQ. In this case, however, SC is not required to make SYSADDR available or to complete any of these unrelated transactions until UltraSPARC issues its P\_REPLY for the outstanding S\_REQ.

If NDP=0, there are a minimum of 2 system cycles between an S\_REQ packet and a P\_REPLY. If NDP=1, the minimum increases to 5 system cycles. The maximum depends on what the processor is doing with the E-Cache, and it is model dependent.

dent; Table 7-15 shows the approximate values for different UltraSPARC models. The worst case delay occurs when E-Cache fill(s), Writeback(s), and block store(s) must first compete.

Table 7-15 Worst-Case Delay Between S\_REQ and P\_REPLY when NDP=1

UltraSPARC Model	Cycles
UltraSPARC-I	~30
UltraSPARC-II	~50-60

An S\_REQ operates on the E-Cache atomically with respect to other cache events.

Invalidates do not necessarily propagate to the D-Cache until software completes a store and a MEMBAR #StoreLoad. UltraSPARC's internal behavior should not matter to the system designer, as long as the application uses the appropriate SPARC memory model. See *The SPARC Architecture Manual, Version 9* for information about memory models.

In systems without Dtags, SC sets NDP=1 in all S\_REQs. In this case, UltraSPARC must search its tag store to determine if the requested line is present. If not, UltraSPARC replies with P\_SNACK.

In systems with Dtags, SC sets NDP=0 in all S\_REQs. This allows UltraSPARC to reply (P\_SACK{D}) without searching its tag store, which is a significant optimization.

All other effects are the same with both values of NDP.

## 7.11 Writeback Issues

UltraSPARC sets the Dirty Victim Pending (DVP) bit in a coherent read transaction packet if the associated E-Cache miss victimized a dirty line. SC uses the DVP bit to manage the Dtag state for the missed block.

Each Writeback transaction is always paired one-to-one with a read transaction with the DVP bit set. Pairing means that UltraSPARC always generates both a read and a Writeback for the same cache index. UltraSPARC always issues the read transaction before the Writeback transaction, but the transactions can complete in any order.

Table 7-16 shows the number of outstanding Writeback transactions that each UltraSPARC model supports.

Table 7-16 Supported Number of Outstanding Writeback Transactions

	UltraSPARC-I	UltraSPARC-II
Number	1	2

UltraSPARC-I issues only one Writeback transaction at a time. The Writeback and its associated read transaction (with DVP=1) both must complete (receive their respective S\_REPLYs) before UltraSPARC-I issues a second read with DVP=1. UltraSPARC-I can issue a subsequent read transaction with DVP=0 while there is a previous Writeback pending.

UltraSPARC-I waits until it receives the acknowledgment (S\_WAB or S\_WBCAN) for a Writeback transaction before it issues a coherent request for the previously victimized block.

UltraSPARC-II can issue up to two Writeback transactions at a time; each of these Writebacks can have an associated read with DVP=1. When two Writebacks are outstanding, one must receive its S\_REPLY before UltraSPARC-II issues a third read with DVP=1.

UltraSPARC delays issue of a coherent read to any address that has an outstanding Writeback.

UltraSPARC inhibits its own (internal) access to a victimized line (clean or dirty). UltraSPARC keeps the victimized line in the coherence domain (and responds to S\_REQs for the line) until it receives the S\_REPLY for either:

- The cache fill if the line was clean, or
- The Writeback if the line was dirty.

If UltraSPARC receives an invalidate request (S\_INV\_REQ or S\_CPI\_REQ) for a dirty victim block with a pending Writeback, it does not cancel its Writeback. When UltraSPARC issues the P\_WRB\_REQ, SC uses either S\_WBCAN or S\_WAB to complete the Writeback, but it does not update memory.

SC can maintain the pending Writeback cancellation state in the Dtags; in systems without Dtags, SC can use some other implementation-specific means.

### 7.11.1 Clean Victim Handling

When the victimized line is clean (E, S, or I state), the read request for the new line is issued with DVP=0, and the following rules apply:

1. UltraSPARC inhibits reading and writing the victimized line by blocking any activity to the same E-Cache index, except for loads and stores of the first level caches. Since the D-Cache is writethrough, stores are not considered to be in the coherence domain until they complete to the E-Cache.
2. UltraSPARC keeps the victimized block in the coherence domain for copyback-invalidate requests from SC until it receives the S\_REPLY for the missed line; that is, until the read completes.

### 7.11.2 Dirty Victim Handling

When the victimized line is dirty (M or O state), the read request for the new line is issued with DVP=1, and the following rules apply:

1. Reads and writes by UltraSPARC to the same E-Cache index are blocked, just like for clean victims.
2. UltraSPARC keeps the dirty victimized block in the coherence domain for copyback-invalidate requests from SC until it receives the S\_REPLYS for *both* the read and Writeback transactions; that is, until *both* the read and the Writeback complete.
3. Each UltraSPARC models supports a limited number of outstanding coherent reads with DVP=1. Table 7-16 and the paragraphs that follow it discuss these limits.
4. The dirty victimized block transitions to I State *only* if the associated read fails; that is, is completed with either S\_RTO or S\_ERR. When the read completes normally, the new data overwrites the dirty victimized block.

### 7.11.3 Writeback Cancellation Requirement

A classic problem in designing cache-coherent interfaces is handling coherency requests to a line that has a pending Writeback. In this case, UltraSPARC correctly returns the writeback data, even if the read miss that caused the Writeback has already completed. However, UltraSPARC does not flush the Writeback if a coherency request took ownership of the line; that is, if SC sent an invalidate

transaction (S\_CPI\_REQ or S\_INV\_REQ) for the line. This is because the Writeback request could be pending in a number of places: inside UltraSPARC, on the address bus, or in an SC queue.

Rather than having a mechanism that looks for and flushes a Writeback in any of these locations, UltraSPARC allows the Writeback to proceed normally. It is the SC's responsibility to discard the data when UltraSPARC issues the Writeback transaction. SC can use S\_WBCAN in this case, which instructs UltraSPARC not to drive the Writeback data on SYSDATA. SC also can use S\_WAB in this case, as long as it does not write the data to memory. By the time the Writeback is issued, the previous port that took ownership may have completed its own Writeback. In this case, the original Writeback would overwrite the correct data in memory.

In systems that support Dtags, SC can interrogate the tag store when it sees the Writeback to decide if it should be cancelled. If the read miss and Writeback are allowed to complete in any order, SC may need to maintain some internal state, since  $N + M$  lines will be valid at one time ( $N$  lines matching the E-Cache, plus  $M$  possible writeback lines).

In systems that do not support Dtags, SC sets NDP=1 in its request packets. In this case, UltraSPARC replies with P\_SACK if the requested line is in the E-Cache, P\_SACKD if there is a pending Writeback for the line, and P\_SNACK if the line is not present. Some special cases to this are described below. The only difference in UltraSPARC's operation between when NDP=0 and NDP=1 is the possible assertion of P\_SNACK.

If UltraSPARC returns P\_SACKD for a S\_CPI\_REQ or S\_INV\_REQ, SC is responsible for cancelling the associated P\_WRB\_REQ when it completes. UltraSPARC continues to reply with P\_SACKD for S\_REQs to the same line until both the read and the associated Writeback have completed. This is important to remember, because ownership of the line should have been transferred to the port that caused the S\_CPI\_REQ or S\_INV\_REQ. SC must remember that there is a pending Writeback Cancellation and treat all subsequent P\_SACKDs like P\_SNACKs.

UltraSPARC-I supports only one outstanding Writeback, so it is clear which Writeback the P\_SACKD causes to be cancelled. For UltraSPARC-II, SC must buffer the address from the S\_REQ to determine which Writeback to cancel.

#### 7.11.4 Potential Race Condition—Copyback of Victimized Block

When a block is victimized, UltraSPARC holds it in the coherence domain until the read miss data is returned. If the victimized block is dirty, UltraSPARC also copies the block into the writeback buffer, which is also in the coherence domain until the Writeback completes or is cancelled. The read and Writeback transac-

tions proceed asynchronously and may complete in any order. As long as *either* the read or the Writeback is outstanding, UltraSPARC maintains the victimized block in the coherence domain.

While the victimized block is in the coherence domain, UltraSPARC must honor Copyback requests for the block from SC. However, since the read and Writeback requests might complete at any time, it is possible that SC could issue a Copyback request for a line that was present when the S\_REQ was issued, but absent by the time UltraSPARC attempts to return the requested block. Since P\_SNACK is not a legal reply for Copyback requests in systems with Dtags, there is no way for UltraSPARC to tell SC about this case. Thus, it is SC's responsibility to eliminate this potential race condition before it occurs.

Whenever SC receives a P\_REQ for a line that has been victimized in another processor, it must not issue its S\_REPLY to the initial request until *after* it sends the S\_REQ for Copyback and receives the P\_REPLY from the processor holding the victimized line. This sequence closes the window of vulnerability in the processor holding the victimized block. See the discussion accompanying Figure 7-19 on page 93 for more information.

## 7.12 Interrupts (*P\_INT\_REQ*)

UltraSPARC can both send and receive interrupt requests. Interrupt requests are used to report interrupts from I/O devices, to report asynchronous event and errors, and to post software cross-calls to other UltraSPARCs. Interrupts deliver a 64-byte block of data to the destination, but UltraSPARC uses only the low order 64-bits of each of the first three 128-bit data words. UltraSPARC cannot send an interrupt to itself. These three 64-bit words are written into the UltraSPARC's Incoming Interrupt Vector Data registers.

Interrupt sends are always in Class 1. There is no ordering requirement for interrupts with respect to other transactions.

The interrupt transaction packet does not contain a physical address. Instead, it carries an Interrupt Target ID. The system routes the interrupt packet to the UltraSPARC port specified by the Target ID.

When UltraSPARC receives an interrupt:

1. SC sends the P\_INT\_REQ transaction to UltraSPARC on the SYSADDR bus; it sends an S\_SWIB reply to transfer the interrupt data on the SYSDATA bus. The low order 64-bits of each of the first three 128-bit data words are captured in the Incoming Interrupt Vector Data registers. An *interrupt\_vector* trap is taken if PSTATE.IE (Interrupt Enable) is set.

2. After software clears BUSY in the Interrupt Vector Receive register, UltraSPARC sends a P\_IAK reply. UltraSPARC supports only one outstanding P\_INT\_REQ transaction; SC can send the next P\_INT\_REQ request on the cycle after the P\_IAK reply.

When UltraSPARC sends an interrupt:

1. If SC can deliver the interrupt transaction to the target (that is, if the target UltraSPARC does not have another outstanding interrupt), SC issues an S\_WAB reply to the sending UltraSPARC, commanding it to drive the interrupt data on SYSDATA. UltraSPARC clears the BUSY and NACK bits in the Interrupt Vector Dispatch Register.
2. If SC cannot deliver the interrupt (because the target has an outstanding interrupt), SC should issue an S\_INAK to the sending UltraSPARC. UltraSPARC clears the BUSY bit and sets the NACK bit in its Interrupt Vector Dispatch Register. In this case, software can retry later after some backoff period.

### 7.12.1 Extended Interrupt Target ID

During an interrupt send, UltraSPARC also passes PA<20:19> to create an extended MID<6:5> field. (See Chapter 9, “Interrupt Handling.”) This may be useful for extending the interrupt send domain. This extended MID is not present anywhere else, however; for example, in the P\_REPLYS or other address packets.

### 7.12.2 P\_IAK Assertion

After UltraSPARC receives an interrupt (P\_INT\_REQ), it waits until software clears the BUSY bit in the Interrupt Vector Receive Register and then asserts P\_IAK. This informs SC that UltraSPARC is ready to receive another interrupt. Software can clear the BUSY bit in the Interrupt Vector Receive Register at any time. UltraSPARC issues P\_IAK only when the BUSY bit is cleared following a P\_INT\_REQ that has not been P\_IAKed.

## 7.13 P\_REPLY and S\_REPLY

### 7.13.1 P\_REPLY

P\_REPLY is a 5-bit physical interface between each UltraSPARC and the SC. Each UltraSPARC drives the P\_REPLY pins radially to SC. Figure 7-22 shows the P\_REPLY packet format.




Figure 7-22 P\_REPLY Packet Format (Cycle 2 not present in all P\_REPLYS)

P\_REPLYS take either one or two interconnect clock cycles. The first cycle contains the P\_REPLY type, and the Class bit. The second cycle, if present, contains the Master ID (MID) of the UltraSPARC that generated the original request. Table 7-17 shows the P\_REPLY encodings and the number of cycles in each packet.

Table 7-17 P\_REPLY Encoding

Type	Cycles	Name	Reply to Transaction	Class	Type
P_IDLE	1	Idle	Default State	0	0000
P_FERR	1	Fatal Error	All transactions, any time	X	0100
P_RERR	2	Read Data Error	P_NCBRD_REQ	C	0101
P_SNACK	2	Coherent S_REQ Non Existent ACK	S_REQ	C	0111
P_RAS	2	Read ACK Single	P_NCRD_REQ	C	1000
P_SACK	2	Coherent S_REQ ACK	S_REQ	C	1010
P_IAK	2	Interrupt Acknowledge	P_INT_REQ	C	1100
P_SACKD	2	Coherent S_REQ Dirty Victim ACK	S_REQ	C	1101

The Class values are indicated as follows:

- 0=hardwired to 0
- X=*don't care*
- C=Copied from the P\_REQ packet

With the exception of P\_FERR, UltraSPARC generates all P\_REPLYS as an acknowledgment to a previous SC request. UltraSPARC can assert P\_FERR at any time to indicate a fatal error requiring system reset. upon seeing P\_FERR from any UltraSPARC, SC should assert RESET\_L to all interconnect ports.

Table 7-18 specifies the P\_REPLY types.

Table 7-18 P\_REPLY Type Definitions

Type	Definition
P_IDLE	<i>Idle</i> . The default state when no reply is asserted. UltraSPARC drives P_IDLE after Power-On Reset.
P_RERR	<i>Read Error</i> . Returned by UltraSPARC in response to a noncached block read request from SC. No data is transferred. Cacheable read requests produce undefined results.
P_FERR	<i>Fatal Error</i> . Indicates that system coherency has been lost and SC should generate a system-wide Power-on-Reset (POR). UltraSPARC sends P_FERR when it detects a parity error on SYSADDR or in the E-Cache tags. UltraSPARC can assert P_FERR at any time, not only in response to an S_REQ.
P_RAS	<i>Read ACK Single</i> . UltraSPARC is ready to drive 16 bytes of read data on SYSDATA for the P_NCRD_REQ request from SC. The next noncacheable P_REQ can be sent.
P_IACK	<i>Interrupt Acknowledge</i> . Reply to a P_INT_REQ from SC. UltraSPARC acknowledges that the interrupt transaction has been serviced; SC can send the next P_INT_REQ request and its data.
P_SACK	<i>Coherent Read ACK Block</i> . Asserted for coherent S_REQ when the datum is in the cache and not pending a Writeback due to victimization. If the S_REQ is for Copyback, P_SACK also indicates that UltraSPARC is ready to transfer 64 bytes of data to SYSDATA.
P_SACKD	<i>Coherent Read ACK Block Dirty Victim</i> . Asserted for S_INV_REQ or S_CPI_REQ when the datum has been victimized and is pending a Writeback. SC can use this reply to cancel the subsequent Writeback transaction for the dirty victim when this UltraSPARC issues it. UltraSPARC issues either P_SACK or P_SACKD or S_CPB_REQ or S_CPD_REQ when the datum is pending a Writeback; no cancellation is needed in this case. If the S_REQ is for Copyback, P_SACKD also indicates that UltraSPARC is ready to transfer 64 bytes of data to SYSDATA.
P_SNACK	<i>NonExistent Block</i> . No data is transferred. Reply to any coherent S_REQ with NDP=1 when the block does not exist in the E-Cache. This is not a valid reply when NDP=0.

### 7.13.2 S\_REPLY

S\_REPLY is a 4-bit physical interface between each SC and each UltraSPARC. SC drives the S\_REPLY pins radially to each UltraSPARC. Figure 7-23 shows the S\_REPLY packet format.




Figure 7-23 S\_REPLY Packet Format

S\_REPLY takes a single interconnect clock cycle. SC asserts S\_REPLY to initiate data transfer to/from UltraSPARC and to acknowledge P\_REQs from UltraSPARC. Table 7-19 specifies the S\_REPLY encodings.

Table 7-19 S\_REPLY Encoding

S_REPLY	Name	Reply to Transaction	Type
S_IDLE	Idle	Default State	0000
S_ERR	Error	Report Read Error	0001
S_CRAB	Coherent Read ACK Block	To slave for P_SACK or P_SACKD reply	0010
S_WBCAN	Writeback Cancel	To master for P_WRB_REQ	0011
S_WAS	Write ACK Single	To master for P_NCWR_REQ	0100
S_WAB	Write ACK Block	To master for any block write	0101
S_OAK	Ownership ACK	To master for P_RDO_REQ	0110
S_INAK	Interrupt NACK	To master for P_INT_REQ	0111
S_RBU	Read Block ACK Unshared	To master for any block read	1000
S_RBS	Read Block ACK Shared	To master for coherent shared read	1001
S_RAS	Read ACK Single	To master for P_NCRD_REQ	1010
S_RTO	Read Time Out	To master, forwarding P_RTO, read to unimplemented address	1011
S_SRS	Slave Read Single	Read 16 bytes of data from slave	1110
S_SWIB	Slave Write Interrupt Block	Write 64 bytes of interrupt data to slave	1101
Reserved	—	—	1111

SC must obey the following rules when generating S\_REPLYS:

1. There is no ordering of S\_REPLYS between transaction classes. Within each Class, however, S\_REPLYS must be strongly ordered.
2. Figure 7-24 on page 123 and Figure 7-25 on page 123 show S\_REPLY timing to the source and sink of data. UltraSPARC drives data 2 clock cycles after receiving S\_WAB, S\_WAS, S\_SRS or S\_CRAB. UltraSPARC receives data 1 clock cycle after S\_RBU, S\_RBS, S\_RAS, or S\_SWIB.
3. Figure 7-26 on page 123 shows S\_REPLY read data timing after receiving a P\_REPLY from UltraSPARC. There are a *minimum* of two clock cycles between when SC receives the P\_REPLY and when it can send the S\_REPLY to initiate the data transfer. Figure 7-26 also shows the handshake for delivering data to UltraSPARC.
4. Figure 7-27 on page 124 shows the timing for back-to-back S\_REQs for Copyback. The *earliest* that SC can send another S\_REQ to the same UltraSPARC is the cycle after it sends the S\_REPLY.

5. SC can pipeline some S\_REPLYs that do not have an accompanying data transfer (S\_OAK, S\_RTO, S\_ERR), even while data is being transferred on SYSDATA due to a previous S\_REPLY. See Figure 7-28 on page 124. Even though S\_WBCAN or S\_INAK do not have an accompanying data transfer, SC cannot pipeline these S\_REPLYs; SC must wait to issue S\_WBCAN or S\_INAK until a cycle in which an S\_WAB would be allowed.
6. SC can pipeline S\_REPLY types that have an accompanying data transfer, such that the SYSDATA bus can be kept continually busy without any dead cycles, as long as the same source is driving the data. If sources are switched, one dead cycle is required on SYSDATA; this allows the first source to switch off before the next source can drive the data. The earliest that the next source can drive the data is in the cycle following the dead cycle; thus, the pipelining of data accompanying S\_REPLY types to the sink UltraSPARC is adjusted with one extra bubble for the dead cycle.
7. Figure 7-28 on page 124 shows the ordering of S\_REPLYs for delivering data to UltraSPARC.

Table 7-20 on page 122 specifies the S\_REPLY types.

Table 7-20 S\_REPLY Type Definitions

Type	Definition
S_IDLE	<i>Idle.</i> Default state; no reply is asserted. SC should drive S_IDLE after Power-On Reset.
S_RTO	<i>Read Time-out.</i> No data is transferred. SC uses S_RTO to indicate time-outs on read transactions. UltraSPARC generates an <i>instruction_access_error</i> or <i>data_access_error</i> exception and logs time out status in the Asynchronous Fault Status Register.
S_ERR	<i>Error.</i> No data is transferred. SC asserts S_ERR for implementation-specific bus errors detected on read transactions. UltraSPARC generates an <i>instruction_access_error</i> or <i>data_access_error</i> exception and logs bus error status in the AFSR.
S_WAS	<i>Write ACK Single to UltraSPARC.</i> SC commands UltraSPARC's output data queue to drive 16 bytes of data on SYSDATA in response UltraSPARC prior P_NCWR_REQ request.
S_WAB	<i>Write ACK Block to UltraSPARC.</i> SC commands UltraSPARC's output data queue to drive 64 bytes of data on SYSDATA in response to UltraSPARC's prior P_NCBWR_REQ, P_WRB_REQ, P_WRI_REQ, or P_INT_REQ request.
S_OAK	<i>Ownership ACK Block to UltraSPARC.</i> No data is transferred. SC generates S_OAK in response to a P_RDO_REQ from an UltraSPARC that has the data in its E-Cache but needs write permission on it.
S_RBU	<i>Read Block Unshared ACK to UltraSPARC.</i> SC commands the requesting UltraSPARC's input data queue to receive 64 bytes of unshared or noncached data on SYSDATA. Issued in response to a P_RDS_REQ, P_RDO_REQ, or P_NCBRD_REQ request from UltraSPARC.
S_RBS	<i>Read Block Shared ACK to UltraSPARC.</i> SC commands the requesting UltraSPARC's input data queue to receive 64 bytes of shared data on SYSDATA. Issued in response to a P_RDS_REQ, P_RDSA_REQ, or P_RDD_REQ request from UltraSPARC.
S_RAS	<i>Read ACK Single to UltraSPARC.</i> SC commands the requesting UltraSPARC's input data queue to receive 16 bytes of data on SYSDATA. Issued in response to a P_NCRD_REQ request from UltraSPARC.
S_CRAB	<i>Copyback Read Block ACK to UltraSPARC.</i> SC commands the output data queue of the UltraSPARC that contains the block to drive 64 bytes of copyback data on SYSDATA. Issued in response to a P_SACK or P_SACKD reply from UltraSPARC containing the block. This is last step in a cache-to-cache transfer sequence in which the requesting UltraSPARC receives data from the copyback UltraSPARC. The entire sequence is P_RD*_REQ → S_CBP_REQ / S_CPI_REQ / S_CPD_REQ → P_SACK / P_SACKD → S_CRAB. The S_CRAB reply allows SC to send the next coherent S_REQ transaction (S_INV_REQ, S_CPI_REQ, S_CPB_REQ, or S_CPD_REQ).
S_SWIB	<i>Interrupt Write Block ACK to UltraSPARC.</i> SC commands target UltraSPARC's Incoming Interrupt Vector Data registers to accept 64 bytes of interrupt data from SYSDATA. (The registers actually receive only the low-order 64 bits of each of the first three 128-bit data words, even though the entire 64 bytes is transferred on the bus.) In parallel (on SYSADDR), SC forwards the P_INT_REQ request associated with this block to the Interrupt Request Register of the target UltraSPARC.
S_WBCAN	<i>Writeback Cancel ACK to UltraSPARC.</i> SC generates S_WBCAN if a previously sent P_WRB_REQ must be cancelled. No data is transferred.
S_INAK	<i>Interrupt NACK.</i> No Data is transferred. SC generates S_INAK (instead of S_WAB) to NACK the source UltraSPARC's P_INT_REQ request when the interrupt target cannot accept another interrupt packet. UltraSPARC records the NACK status in its Interrupt Vector Dispatch Register, signalling software to retry sometime later. This is the only transaction that is NACKed by SC.
S_SRS	<i>Slave Read Single.</i> SC commands the output data queue of the slave port to drive 16 bytes of data on SYSDATA in response to the slave's P_RAS reply.
S_SRB	<i>Slave Read Block.</i> SC commands the output data queue of the slave port to drive 64 bytes of data on SYSDATA in response to the slave's P_SACK reply. UltraSPARC never receives this S_REPLY.
S_SWB	<i>Slave Write Block.</i> SC commands the input data queue of the slave port to read 64 bytes of data from SYSDATA in response to the slave's P_SACK reply. UltraSPARC never receives this S_REPLY.

### 7.13.3 P\_REPLY and S\_REPLY Timing

The following figures show the data flow on SYSDATA due to S\_REPLY and P\_REPLY with no data stalls. Figure 7-25 also shows the timing of the interconnect\_ECC\_Valid signal with respect to the S\_REPLY. Section 7.13.4 discusses data flow timing with data stalls.




Figure 7-24 S\_REPLY Timing: UltraSPARC Sourcing Block Write—No Data Stall




Figure 7-25 S\_REPLY Timing: UltraSPARC Receiving Block Write—No Data Stall




Figure 7-26 P\_REPLY Timing: Blk/Single/Coherent Rd from UltraSPARC—No Data Stall




Figure 7-27 Back-to-Back Coherent S\_REQs to UltraSPARC




Figure 7-28 S\_REPLY Pipelining to UltraSPARC for Data Transfers

### 7.13.4 Data Stall

Normally, each 128-bit data word of a 64-byte block transfer flows on SYSDATA in successive clock cycles without stalls. To facilitate flexible timings for DRAMs, however, a Data\_Stall signal is provided to allow the SC to delay individual 128-bit transfers. Data\_Stall also qualifies the S\_REPLY signal accompanying a data transfer. The following rules govern the assertion of Data\_Stall:

1. When UltraSPARC is sourcing data, the earliest that SC can assert Data\_Stall is one system clock cycle after it asserts S\_REPLY. Asserting Data\_Stall causes the data being driven on SYSDATA during the *following* system clock to be held for an additional clock.

Thus, the sourcing of the first quadword is always with respect to the S\_REPLY. Data\_Stall determines the number of clock cycles that the quadword stays on SYSDATA (that is, the number of stalls). Figure 7-29 shows the data stall timing to UltraSPARC sourcing data.

- When UltraSPARC is sinking data, SC can assert Data\_Stall in the same system clock cycle that the S\_REPLY is asserted. The assertion of Data\_Stall delays latching of the quadword being received on SYSDATA during the *following* system clock.

Thus, the latching of any quadword (including the first quadword) at the sink UltraSPARC can be delayed for an arbitrary number of clock cycles by keeping Data\_Stall asserted for that many clock cycles. Figure 7-30 shows the data stall timing to UltraSPARC sinking data.

- SC cannot assert Data\_Stall if there is no data transfer accompanying the S\_REPLY (S\_WBCAN, S\_OAK, S\_INAK, S\_RTO, S\_ERR).

The data stall rules also apply to single quadword transfers (noncached reads or writes).




Figure 7-29 Data\_Stall to UltraSPARC Sourcing Data

In Figure 7-29 the quad-word  $D_0$  is held valid for one extra clock cycle.




Figure 7-30 Data\_Stall to UltraSPARC Sinking Data

In Figure 7-30 latching of the first quadword  $D_0$  is deferred by one clock cycle.

## 7.14 Multiple Outstanding Transactions

### 7.14.1 Ordering of $S\_REPLYs$

UltraSPARC-I supports only one outstanding 64-byte read ( $P\_RD^*\_REQ$  or  $P\_NCBRD\_REQ$  in Class 0). In addition, since a single read buffer is used for all reads, UltraSPARC-I supports only one outstanding read of any type. Thus,  $P\_RD^*\_REQ$  or  $P\_NCBRD\_REQ$  in Class 0 and  $P\_NCRD\_REQ$  in Class 1 cannot be outstanding simultaneously.

UltraSPARC-II supports three outstanding 64-byte reads ( $P\_RD^*\_REQ$  or  $P\_NCBRD\_REQ$  in Class 0). As in UltraSPARC-I,  $P\_RD^*\_REQ$  /  $P\_NCBRD\_REQ$  is mutually exclusive with  $P\_NCRD\_REQ$ . If any  $P\_NCRD\_REQ$  is outstanding, UltraSPARC-II will not issue any other request. Finally, UltraSPARC-II will not issue a  $P\_NCRD\_REQ$  if any Class 0 transaction is outstanding.

UltraSPARC issues all other transactions in Class 1, and can have many outstanding. Multiple Class 1 transactions must be completed in the same order that the address packets are issued. This presents some issues with implementing coherent read / Writeback pairs in systems with another cache coherent memory requester (or another UltraSPARC). The SC may need to maintain intermediate state to track either the new read miss line or the Writeback line. The read miss and Writeback may complete in any order, and the Writeback may be queued behind other Class 1 transactions.

64-byte reads must be completed in order. Coherent Writebacks also must be completed in order, because of the FIFOs used in the implementation.

### 7.14.2 Minimal Ordering Requirements

An SC can be less strict about the ordering requirements for asserting S\_REPLYS in Class 0 and 1, with respect to the original address packet. This may allow simpler SCs to be built. The details also may be useful for understanding how to generate useful test cases and which test cases are not possible.

Sun systems have a requirement to preserve the order of 16-byte noncacheable loads and stores. (Both in Class 1.) This is documented in Solaris system requirements documents. Also, all 16-byte noncacheable stores must complete in the order issued, because the data must come from a FIFO in the UDB in issue order. Also, all 64-byte block stores (P\_NCBWR\_REQ and P\_WRI\_REQ) must complete in the order issued, because the data must come from another FIFO in the UDB in issue order. For instance, even if a Writeback is in Class 1 behind noncacheable stores, it can be completed out of order. This may allow a simpler read with Writeback solution in an SC.

UltraSPARC always issues a dirty victim read miss before its corresponding Writeback. If the E-Cache data bus is busy or if the assertion of an external request takes away SYSADDR, the Writeback can be delayed.

A Writeback is not issued during outstanding block stores (P\_NCBWR\_REQ or P\_WRI\_REQ) or interrupt sends (P\_INT\_REQ).

Block stores (P\_NCBWR\_REQ/P\_WRI\_REQ) are not issued during outstanding Writebacks or interrupt sends. An interrupt send is not mixed with outstanding block stores or Writebacks.

### 7.14.3 Class 1 Strong Ordering

SC must complete all prior 16-byte noncacheable stores (P\_NCWR\_REQ) before completing a P\_NCRD\_REQ. This is necessary to meet a software requirement that all noncacheable operations to I/O space be strongly ordered. The E-bit feature of UltraSPARC does not wait for prior noncacheable operations to complete (as do MEMBARs); it relies on the system to enforce strong ordering (that is, to ensure that completion order equals issue order). For a description of the E-bit see Section 6.2, “Translation Table Entry (TTE),” on page 41.

While a 16-byte noncacheable load is outstanding (P\_NCRD\_REQ), UltraSPARC will not issue any more transactions, so the reverse case—completing noncacheable loads before noncacheable stores—does not occur.

### 7.14.4 *Blocked Issue of Reads with Writebacks*

UltraSPARC delays issuing a read miss / Writeback transaction pair (both the P\_RD\*\_REQ with DVP=1, and the P\_WRB\_REQ) for any of the following reasons:

- The read or the Writeback is constrained to not issue due to restrictions on the allowed number of outstanding transactions in Class 0 or 1
- Any other constraints on the issue of the Writeback, with respect to outstanding transactions.

The Writeback also may be blocked because the E-Cache data bus is unavailable; this condition does not block the read miss, however.

So, UltraSPARC will not issue a read miss / Writeback pair (either the read or the Writeback) if there is any outstanding block store or interrupt, because the Writeback is blocked. Therefore, for UltraSPARC-I, a read miss with Writeback can have only prior noncacheable 16-byte stores outstanding. As noted before, there is no requirement to complete these noncacheable stores before the Writeback. Typical systems will, however, since they complete all Class 1 transactions in order.

Additionally, UltraSPARC-I restricts the issue of a read with Writeback until any prior read with Writeback has completed fully (both the prior read and Writeback). A prior outstanding Writeback does not delay the issue of a clean read miss (DVP=0).

### 7.14.5 *Limiting the Number of Transactions in a Class*

UltraSPARC-I limits the number of transactions in Class 1 and also limits the number of outstanding 16-byte noncacheable stores and block stores.

UltraSPARC-II also has the ability to limit the number of outstanding Class 0 64-byte reads, and the number of Writebacks in Class 1. See Section 8.3.3.2, "UPA Configuration Register," on page 154 for more information.

### 7.14.6 *S\_REPLY Timing Constraints*

In asserting S\_REPLYS, SC must guarantee that there is at least one dead cycle whenever the bus driver changes (for example, from UltraSPARC to memory). No dead cycle is required for multiple packets from the same driver, however.

S\_OAK, S\_RTO, and S\_ERR have no data transfer; they can be issued at any time. See Constraint #5 on page 121.

Even though S\_WBCAN and S\_INAK have no data transfer, they must be scheduled as if they used SYSDATA; that is, they can be issued only when an S\_WAB or S\_WAS would have been allowed. They do not add any SYSDATA use cycles, however, for deciding when and which S\_REPLYS can be issued after them.

## 7.15 Transaction Set Summary

Table 7-21 summarizes the requests and replies generated by UltraSPARC

Table 7-21 Requests and Replies Generated by UltraSPARC

Requests	Replies
P_RDS_REQ	P_IDLE
P_RDSA_REQ	P_RERR
P_RDO_REQ	P_RAS
P_RDD_REQ	P_SACK
P_WRB_REQ	P_SACKD
P_WRI_REQ	P_SNACK
P_NCRD_REQ	P_IAK
P_NCWR_REQ	P_FERR
P_NCBRD_REQ	
P_NCBWR_REQ	
P_INT_REQ	

Table 7-21 summarizes the requests and replies generated by the SC.

Table 7-22 Requests and Replies Generated by SC

Requests	Replies
S_INV_REQ	S_IDLE
S_CPB_REQ	S_RTO
S_CPI_REQ	S_ERR
S_CPD_REQ	S_WAS
S_CPB_MSI_REQ	S_WAB
P_NCRD_REQ	S_OAK
P_NCBRD_REQ	S_RBU
P_INT_REQ	S_RBS
	S_RAS
	S_SRS
	S_SRB
	S_CRAB
	S_SWIB
	S_INAK
	S_WBCAN

Table 7-23 and Table 7-24, respectively specify the legal request/reply combinations for UltraSPARC and the SC.

Table 7-23 Valid Request and Reply Types—UltraSPARC to SC

UltraSPARC Request	Reply from SC
P_RDS_REQ	S_RBU or S_RBS or S_ERR <sup>2</sup> or S_RTO <sup>2</sup>
P_RDSA_REQ	S_RBS or S_ERR <sup>2</sup> or S_RTO <sup>2</sup>
P_RDO_REQ	S_OAK <sup>2</sup> or S_RBU or S_ERR <sup>2</sup> or S_RTO <sup>2</sup>
P_RDD_REQ	S_RBS or S_ERR <sup>2</sup> or S_RTO <sup>2</sup>
P_WRB_REQ <sup>1</sup>	S_WAB or S_WBCAN <sup>2</sup>
P_WRI_REQ	S_WAB
P_NCBWR_REQ	S_WAB
P_NCWR_REQ	S_WAS
P_NCBRD_REQ	S_RBU or S_ERR <sup>2</sup> or S_RTO <sup>2</sup>
P_NCRD_REQ	S_RAS or S_ERR <sup>2</sup> or S_RTO <sup>2</sup>
P_INT_REQ	S_WAB or S_INAK <sup>2</sup>

<sup>1</sup> UltraSPARC-I supports only one outstanding writeback transaction. The writeback and its concomitant dirty victim read transaction must both complete before a second writeback or a second dirty victim read is issued. UltraSPARC-II supports two outstanding writeback transactions.

<sup>2</sup> There is no data transfer for these S\_REPLY types.

Table 7-24 Valid Request and Reply Types—SC to UltraSPARC

SC Request	P_REPLY from UltraSPARC	S_REPLY from SC <sup>2</sup>
S_INV_REQ	P_SACK or P_SACKD or P_SNACK or P_FERR <sup>1</sup>	None
S_CPB_REQ	P_SACK or P_SACKD or P_SNACK or P_FERR <sup>1</sup>	S_CRAB
S_CPD_REQ	P_SACK or P_SACKD or P_SNACK or P_FERR <sup>1</sup>	S_CRAB
S_CPI_REQ	P_SACK or P_SACKD or P_SNACK or P_FERR <sup>1</sup>	S_CRAB
P_NCRD_REQ	P_RAS or P_FERR <sup>1</sup>	S_SRS
P_INT_REQ	P_IAK or P_FERR <sup>1</sup>	S_SWIB

<sup>1</sup> UltraSPARC can generate P\_FERR at any time, even if there is no outstanding system transaction; it should cause SC to generate a system wide Power-on Reset. UltraSPARC asserts P\_FERR when it detects a parity error on the request packet or the E-Cache tags. There is no data transfer.

<sup>2</sup> SC issues S\_REPLY only if there is no error and data is to be transferred to/from UltraSPARC.

## 7.16 Transaction Sequences

This section describes the basic coherent transaction sequences, illustrating the sequence of events that transpire as a function of cache states and transaction type.

The transaction sequences are described in separate tables for each interesting combination of transaction and initial state. Time moves downwards through the table; events specified in the same row occur at the same time. The cache state of the requested block in a processor is denoted by the Etag entry. If a processor does not have the missed block, the block state for the datum is denoted by Etag{I}.

---

**Note:** These tables do not necessarily indicate what happens in each clock cycle; instead, they show the transfer of control between the processors and the SC. Thus, each table row may represent zero or more clock ticks.

---

### 7.16.1 ReadToShare Block

Condition: Load miss on Processor 1; no other processor has the data.

Table 7-25 ReadToShare First Read

Processor 1	SC	Processor 2	Processor 3
Initial state: Etag{I} P_RDS_REQ to System		Initial state: Etag{I}	Initial state: Etag{I}
	Start read from memory		
	S_RBU reply to P1		
P1 updates Etag{I → E}		Final state: No change	Final state: No change

### 7.16.2 ReadToShareAlways Block

Condition: I-Cache miss on Processor 1; no other processor has the data.

Table 7-26 ReadToShareAlways Instruction Miss

Processor 1	System	Processor 2	Processor 3
Initial state: Etag{I} P_RDSA_REQ to System		Initial state: Etag{I}	Initial state: Etag{I}
	Start read from memory		
	S_RBS reply to P1		
P1 updates Etag{I → S}		Final state: No change	Final state: No change

### 7.16.3 ReadToShare Block

Condition: Load miss on Processor 1; another processor (P2) has the data exclusively.

Table 7-27 ReadToShare One Processor Has it Exclusively

Processor 1	System	Processor 2	Processor 3
Initial state: Etag{I} P_RDS_REQ to System		Initial state: Etag{E}	Initial state: Etag{I}
	S_CPB_REQ to P2		
		P2 copies block to copyback buffer  P2 updates Etag{E → S}  P_SACK reply to System	
	S_CRAB reply to P2		
	S_RBS reply to P1		
P1 updates Etag{I → S}		Final state: Etag{S}	Final state: No change

If the load miss on Processor 1 victimizes a clean block instead an invalid block, the sequence is the same.

### 7.16.4 ReadToShare Block

Condition: Load miss on Processor 1; another processor (P2) has a modified copy of the block.

Table 7-28 ReadToShare Dirty Block

Processor 1	System	Processor 2	Processor 3
Initial state: Etag{I} P_RDS_REQ to System		Initial state: Etag{O}	Initial state: Etag{S}
	S_CPB_REQ to P2		
		P2 copies block to copyback buffer  P_SACK reply to System	
	S_CRAB reply to P2		
	S_RBS reply to P1		
P1 updates Etag{I → S}		Final state: No change	Final state: No change

When Processor 2's initial state is Etag{M} the sequence is the same, except that Processor 2 transitions to Etag{O}. Processor 3 initial state is Etag{I} by definition in this case, and no transaction is generated to it by SC.

When Processor 2's initial state is Etag{S} the sequence is the same.

When the miss victimizes a clean block instead of an invalid block, the sequence is the same.

### 7.16.5 ReadToOwn Block

Condition: Store miss on Processor 1; Processors 2 and 3 each have clean copies of the block.

Table 7-29 ReadToOwn Shared Block

Processor 1	System	Processor 2	Processor 3
Initial state: Etag{I} P_RDO_REQ to System		Initial state: Etag{S}	Initial state: Etag{S}
	S_CPI_REQ to P2 S_INV_REQ to P3		
		P2 copies block to copyback buffer  P2 updates Etag{S → I}  P_SACK reply to System	P3 updates Etag{S → I}  P_SACK reply to System
	S_CRAB reply to P2 S_RBU reply to P1		
P1 updates Etag{I → M}		Final state: Etag{I}	

When the miss victimizes a clean block instead of an invalid block the sequence is the same.

When Processor 2's initial state is Etag{M or O}, the sequence is the same.

### 7.16.6 ReadToOwn Block

Condition: Store hit on Processor 1; another processor (P2) owns the block.

Table 7-30 ReadToOwn for Write Permission

Processor 1	System	Processor 2	Processor 3
Initial state: Etag{S} P_RDO_REQ to System		Initial state: Etag{O}	Initial state: Etag{S}
	S_INV_REQ to P2 S_INV_REQ to P3		
		P2 updates Etag{O → I} P_SACK to System	P3 updates Etag{S → I} P_SACK to System
	S_OAK to P1 (no data is transferred)		
P1 updates Etag{S → M}		Final state: Etag{I}	Final state: Dtag{I}

The sequence is the same for any valid states in Processors 2 and 3.

If no processor has the block, the SC does not generate any S\_INV\_REQ.

### 7.16.7 ReadToDiscard Any Block

Condition: Noncacheable read on Processor 1; another processor (P2) owns the block.

Table 7-31 ReadToDiscard

Processor 1	System	Processor 2	Processor 3
Initial state: Etag{I} P_RDD_REQ to System		Initial state: Etag{M} or Etag{O} or Etag{E}	Initial state: Etag{I}
	S_CPD_REQ to P2		
		P2 copies block to copy- back buffer  P_SACK reply to System	
	S_CRAB reply to P2		
	S_RBS reply to P1		
Final state: No change		Final state: No change	Final state: No change

### 7.16.8 Victim Writeback

Condition: Load or store miss on dirty victim block. SC services read before Writeback.

The following transaction sequence is the same as for Section 7.16.1, “Read-ToShare Block,” except that the miss generates a dirty victim block. UltraSPARC always issues the read request before the Writeback request, but the requests can be completed in any order. In this example, the read completes first. The following section shows the sequence when the Writeback completes first.

Table 7-32 Victim Writeback, Read Miss Serviced Before Writeback

Processor 1	System	Processor 2	Processor 3
Initial victim state: Etag1{M}, Initial missed state: Etag2{I} P1 copies the victim block into the Writeback buffer P_RDS_REQ to System (DVP bit set)		Initial state: Etag2{I}	Initial state: Etag2{I}
	S_RBU reply to P1		
P1 updates Etag2{I → E} P_WRB_REQ to System			
	S_WAB reply to P1		
P1 clears Writeback buffer tag		Final state: No change	Final state: No change

### 7.16.9 Victim Writeback Serviced Before Read

Condition: Load/store miss on dirty victim block. SC services Writeback before read.

Table 7-33 Victim Writeback: Writeback Serviced Before Read Miss

Processor 1	System	Processor 2	Processor 3
Initial victim state: Etag1{M}		Initial state: Etag2{I}	Initial state: Etag2{I}
Initial missed state: Etag2{I}			
P1 copies the victim block into the writeback buffer  P_RDS_REQ to System (DVP bit set)  P_WRB_REQ to System			
	S_WAB reply to P1 Start write to memory		
P1 clears writeback buffer tag			

Table 7-33 Victim Writeback: Writeback Serviced Before Read Miss

Processor 1	System	Processor 2	Processor 3
	Start read from memory		
	S_RBU reply to P1		
P1 reads the data updates Etag2{I → E}		Final state: No change	Final state: No change

### 7.16.10 ReadToShare Dirty Victimized Block

Condition: Load miss by another processor (P2) on a dirty line for which Processor 1's Writeback transaction has not yet completed.

The following transaction sequence is the same as is Section 7.16.8, "Victim Writeback," except that another processor (P2) makes a ReadToShare request for the victimized block in P1 *before* SC has acknowledged P1's Writeback transaction.

Table 7-34 Copyback Dirty Victimized Block

Processor 1	System	Processor 2	Processor 3
Initial victim state: Etag1{M}		Initial state: Etag1{I}	Initial state: Etag2{I}
Initial missed state: Etag2{I}		Initial state: Etag2{I}	
P1 copies the victimized block into the writeback buffer}			
P_RDS_REQ to System (DVP bit set)			
	S_RBU reply to P1		
P1 reads the data, updates Etag2{I → E}			
		P_RDS_REQ to System for the victim block in P1	
	S_CPB_REQ to P1		
P1 makes another copy of the victim block into the copyback buffer			
P_SACKD or P_SACK reply to System			
	S_CRAB reply to P1		
	S_RBS reply to P2		
		P2 reads data and updates Etag1{I → S}	
P_WRB_REQ to System			
	S_WAB reply to P1		
P1 clears writeback buffer tag	Final State: No change	Final state: Etag1{S}	Final state: No change

### 7.16.11 ReadToOwn Dirty Victimized Block

Condition: Store miss by another processor (P2).

The transaction sequence shown in Table 7-35 is the same as in Section 7.16.8, “Victim Writeback,” except that another processor P2 makes a ReadToOwn request for the victimized block in P1 *before* the Writeback transaction from P1 has been acknowledged by System.

Table 7-35 Copyback-Invalidate Dirty Victimized Block

Processor 1	System	Processor 2	Processor 3
Initial victim state: Etag1{M}		Initial state: Etag1{I}	Initial state: Etag2{I}
Initial missed state: Etag2{I}		Initial state: Etag2{I}	
P1 copies the victimized block into the writeback buffer}			
P_RDS_REQ to System (DVP bit set)			
	S_RBU reply to P1		
P1 reads the data updates Etag2{I → E}			
		P_RDO_REQ to System for victim block in P1.	
	S_CPI_REQ to P1		
P1 makes another copy of the victim block in the copyback buffer			
P_SACKD reply to System			
	S_CRAB reply to P1		
	S_RBU reply to P2		
		P2 reads data and updates Etag1{I → M}	
P_WRB_REQ to system			
	S_WBCAN to P1 (as the Writeback has been cancelled due to the earlier CPI request from System due to P2's RDO request)		
P1 clears writeback buffer tag			

### 7.16.12 ReadToOwn Dirty Victimized Block

Condition: Store hit by another processor (P2).

The following transaction sequence is the same as for Section 7.16.5, “Read-ToOwn Block,” except that P2 already has the block in the Shared state (store hit), and P1 has the victimized block in the Owned state (due to the previous Read-ToShare request from P2).

Table 7-36 Copyback-Invalidate Dirty Victimized Block in Owned State

Processor 1	System	Processor 2	Processor 3
Initial victim state: Etag1{O}		Initial state: Etag1{S}	Initial state: Etag2{I}
Initial missed state: Etag2{I}		Initial state: Etag2{I}	
P1 copies the victimized block into the writeback buffer}			
P_RDS_REQ to System (DVP bit set)			
	S_RBU reply to P1		
P1 reads data updates Etag2{I → E}			
		P_RDO_REQ to System for victim block in P1.	
	S_INV_REQ to P1		
P_SACKD to System			
	S_OAK reply to P2 (no data transfer)		
		P2 updates Etag1{S → M}	
P_WRB_REQ to System serviced now			
	S_WBCAN reply to P1		
P1 clears writeback buffer tag			

## 7.17 Interconnect Packet Formats

This section specifies the packet formats for the Interconnect transaction set. The transaction request packets are carried over SYSADDR.

### 7.17.1 Request Packets

The SYSADDR bus is a 36-bit transaction request bus with one odd-parity bit (SYADDR<35>). The request packet comprises 72 bits and is carried on SYSADDR in *two* successive interconnect clock cycles.

Figure 7-31 shows the P\_REQ and S\_REQ types.




Figure 7-31 Transaction Types

Figures 7-32, 7-33, and 7-34 show the transaction request packet formats.




Figure 7-32 Packet Format: Coherent P\_REQ and S\_REQ Transactions




Figure 7-33 Packet Format: Noncached P\_REQ Transactions




Figure 7-34 Packet Format: P\_INT\_REQ Transaction

## 7.17.2 Packet Description

### 7.17.2.1 Master ID (MID)

MID is a 5-bit field. It identifies the source Interconnect master port that made this request. MasterID is the same as the port\_ID bits. SC can use MID to maintain ordering for transactions with the same MID, and to parallelize requests with different MIDs.

If the system forwards the request to a slave UltraSPARC for proxy execution, the slave maintains the MID and returns it to SC in the P\_REPLY packet.

### 7.17.2.2 Transaction Type

This 4-bit field encodes the transaction type, as shown in Table 7-37.

Table 7-37 Interconnect Transaction Type Encoding

Transaction Type	Name	Type
P_RDS_REQ	ReadToShare	0000
P_RDSA_REQ	ReadtoShareAlways	0001
P_RDO_REQ	ReadToOwn	0010
P_RDD_REQ	ReadToDiscard	0011
S_CPB_MSI_REQ	CopybackGotoSstate	0100
P_NCRD_REQ	NonCachedRead	0101
P_NCBRD_REQ	NonCachedBlockRead	0110
P_NCBWR_REQ	NonCachedBlockWrite	0111
P_WRB_REQ	Writeback	1000
P_WRI_REQ	WritebackInvalidate	1001
S_INV_REQ	Invalidate	1010
S_CPB_REQ	Copyback	1011
S_CPI_REQ	CopybackInvalidate	1100
S_CPD_REQ	CopybackToDiscard	1101
P_NCWR_REQ	NonCachedWrite	1110
P_INT_REQ	Interrupt	1111

### 7.17.2.3 Class

The Class bit identifies which of the two master Class queues the request has been issued from. The system must maintain strong ordering between transactions with the same Class bit and MID field.

#### 7.17.2.4 Physical Address PA<40:4>

Bits PA<40:4> of the 41-bit physical address space accessible to UltraSPARC.

The low order 4 bits PA<3:0> of the physical address are implied in the bytemask in P\_NCRD\_REQ and P\_NCWR\_REQ transactions. All other transactions transfer 64-byte blocks and thus, PA<3:0>=0.

#### 7.17.2.5 Bytemask<15:0>

Bytemask, used only in P\_NCRD\_REQ and P\_NCWR\_REQ. This 16-bit field indicates valid bytes on SYSDATA.

The bytemask indicates 1-, 2-, 4-, 8- and 16-byte noncached read requests to Interconnect slave ports. *Arbitrary bytemasks are allowed for slave writes*, including a bytemask of all zeros to indicate a no-op at the slave.

Bytemask<0> corresponds to byte 0 (bits <127:120> on SYSDATA).

#### 7.17.2.6 DVP

**Dirty Victim Pending** writeback bit. This bit is set when a coherent read victimized a dirty line. The system uses this bit for victim handling.

#### 7.17.2.7 IVA

**Invalidate me Advisory** bit (in P\_WRI\_REQ transaction only). UltraSPARC sets this bit if it wants SC to send an S\_INV\_REQ back to it. SC ignores this bit in systems that support Dtags.

#### 7.17.2.8 NDP

**No Duplicate tag Present** Bit. SC sets this bit S\_REQ packets *only*; it is zero in non-coherent P\_REQ slave requests. SC sets NDP in systems that do not track the E-Cache contents; that is, if the coherent request is for a line that may not be in the E-Cache or writeback buffer. This bit is zero in systems that track the E-Cache contents.

If NDP=1, UltraSPARC issues replies to copyback requests with P\_SNACK if it does not have the requested block. If NDP=0, UltraSPARC issues P\_SACK if it does not have the requested block. Actually, when NDP=0, UltraSPARC does not

perform any tag match on its Etag for S\_CPD\_REQ, in order to accelerate its P\_REPLY. In this case, the SC's copyback request is itself an error, indicating that the Dtags do not accurately reflect the state of the processor's E-Cache.

### 7.17.2.9 Target ID<4:0>

This field is only used in the interrupt request packet. It contains the Port ID of the destination UltraSPARC to which the interrupt packet is to be delivered.

### 7.17.2.10 Parity

The parity bit is bit 35 of SYSADDR; it protects SYSADDR<34:0> with odd parity. That is, if the sum of the '1' bits on bits 34:0 is even, Parity is set to 1; otherwise, Parity is set to 0.

## 7.18 WriteInvalidate

If UltraSPARC sets the IVA bit in a P\_WRI\_REQ transaction, the it expects SC to send an S\_INV\_REQ for the associated line. In systems with Dtags, the Dtags will correctly indicate to SC whether or not to send S\_INV\_REQ to the requestor; in this case, SC can ignore the IVA bit. In system without Dtags, however, SC *must* send the requesting UltraSPARC an S\_INV\_REQ if IVA=1 in a P\_WRI\_REQ.

### 7.18.1 Using the IVA bit in a P\_WRI\_REQ

UltraSPARC can issue a cache-coherent block store that will guarantee all caches are invalid when it completes. In this case, SC must issue S\_INV\_REQ to all appropriate caches, including the master that issued the P\_WRI\_REQ. This is because the issuer cannot invalidate the line until the P\_WRI\_REQ has entered the memory order, in case there are pending S\_REQs coming to that line.

In systems that do not support Dtags, UltraSPARC sets the IVA (Invalidate Advisory) bit to indicate that it needs an S\_INV\_REQ in order for its P\_WRI\_REQ to complete. UltraSPARC can set IVA when it is not needed, but IVA should never be clear when it should be set.

Since P\_WRI\_REQs can be outstanding with coherent read misses, there is a possible race condition if they are to the same address. (The P\_WRI\_REQs and coherent read misses can complete out of order.) UltraSPARC resolves this by:

- Restricting the issue of some transactions during pending P\_WRI\_REQs, and

- Requiring that software include MEMBARs around loads and stores that can cause misses and block stores to the same line.

UltraSPARC blocks the issue of instruction fetch miss requests (P\_RDSA\_REQ) while there are outstanding block stores; it also inhibits issuing block stores while there are outstanding instruction fetch miss requests. Otherwise, the IVA bit sent with a P\_WRI\_REQ might not be set when it should be, because a subsequent coherent miss to the same address might complete first.

Systems with Dtags ignore the IVA bit, so this is not an issue.

---

**Note:** This hazard occurs only in uniprocessor systems without Dtags. In system with Dtags, the requirement for an S\_INV\_REQ is determined by Dtag lookup. Since processors must work in both systems, however, they must not issue P\_WRI\_REQ for the same block address as an already outstanding P\_RD\*\_REQ, and not issue any P\_RD\*\_REQ for the same block address as an already outstanding P\_WRI\_REQ, until the S\_REPLY for the outstanding transaction is received.

---

## *8.1 Overview*

A SPARC-V9 processor provides an Address Space Identifier (ASI) with every address sent to memory. The ASI is used to distinguish between different address spaces, provide an attribute that is unique to an address space, and to map internal control and diagnostics registers within a processor.

SPARC-V9 also has extended the limit of virtual addresses from 32 to 64 bits for each address spaces. SPARC-V9 continues to support 32-bit addressing by masking the upper 32-bits of the 64-bit address to zero when the address mask (AM) bit in the PSTATE register is set.

Both big- and little-endian byte orderings are supported in UltraSPARC. The default data access byte ordering after a Power-On Reset is big-endian. Instruction fetches are always big-endian.

## *8.2 Physical Address Space*

The UltraSPARC memory management hardware uses a 44-bit virtual address and an 8-bit ASI to generate a 41-bit physical address. This physical address space can be accessed using either virtual-to-physical address mapping or the MMU bypass mode. See Section 6.10, “MMU Bypass Mode,” for details of MMU bypass mode.

## 8.3 Alternate Address Spaces

The SPARC-V9 Address Space Identifier (ASI) is evenly divided into restricted and nonrestricted halves. ASIs in the range  $00_{16}..7F_{16}$  are restricted; ASIs in the range  $80_{16}..FF_{16}$  are non-restricted. An attempt by non-privileged software to access a restricted ASI causes a *data\_access\_exception* trap.

ASIs in the ranges  $04_{16}..11_{16}$ ,  $18_{16}..19_{16}$ ,  $24_{16}..2C_{16}$ ,  $70_{16}..73_{16}$ ,  $78_{16}..79_{16}$  and  $80_{16}..FF_{16}$  are called “normal” or “translating” ASIs. These ASIs are translated by the MMU.

Bypass ASIs are in the range  $14_{16}..15_{16}$  and  $1C_{16}..1D_{16}$ . These ASIs are not translated by the MMU; instead, they pass through their virtual addresses as physical addresses.

UltraSPARC Internal ASIs (also called “nontranslating ASIs”) are in the ranges  $45_{16}..6F_{16}$ ,  $76_{16}..77_{16}$  and  $7E_{16}..7F_{16}$ . These ASIs are not translated by the MMU; instead, they pass through their virtual addresses as physical addresses. Accesses made using these ASIs are always made in “big-endian” mode, regardless of the setting of the D-MMU's IE bit. Accesses to Internal ASIs with invalid virtual address have undefined behavior; they may or may not cause a *data\_access\_exception* trap. They may or may not alias onto a valid virtual address. Software should not rely on any specific behavior.

---

**Note:** MEMBAR #Sync is generally needed after stores to internal ASIs. A FLUSH, DONE, or RETRY is needed after stores to internal ASIs that affect instruction accesses. See Section 5.3.8, “Instruction Prefetch to Side-Effect Locations,” on page 38.

---

### 8.3.1 Supported SPARC-V9 ASIs

The SPARC-V9 architecture defines several address spaces that must be supported by a conforming processor. They are listed in Table 8-1. All operand sizes are supported in these accesses. See Appendix F, “ASI Names,” for an alphabetical listing of ASI names and macro syntax.

Table 8-1 Mandatory SPARC-V9 ASIs

ASI Value	ASI Name (Suggested Macro Syntax)	Access	Description	Section
04 <sub>16</sub>	ASI_NUCLEUS (ASI_N)	RW	Implicit address space, nucleus privilege, TL>0,	V9
0C <sub>16</sub>	ASI_NUCLEUS_LITTLE (ASI_NL)	RW	Implicit address space, nucleus privilege, TL>0, little endian	V9
10 <sub>16</sub>	ASI_AS_IF_USER_PRIMARY (ASI_AIUP)	RW <sup>2</sup>	Primary address space, user privilege	V9
11 <sub>16</sub>	ASI_AS_IF_USER_SECONDARY (ASI_AIUS)	RW <sup>2</sup>	Secondary address space, user privilege	V9
18 <sub>16</sub>	ASI_AS_IF_USER_PRIMARY_LITTLE (ASI_AIUPL)	RW <sup>2</sup>	Primary address space, user privilege, little endian	V9
19 <sub>16</sub>	ASI_AS_IF_USER_SECONDARY_LITTLE (ASI_AIUSL)	RW <sup>2</sup>	Secondary address space, user privilege, little endian	V9
80 <sub>16</sub>	ASI_PRIMARY (ASI_P)	RW	Implicit primary address space	V9
81 <sub>16</sub>	ASI_SECONDARY (ASI_S)	RW	Implicit secondary address space	V9
82 <sub>16</sub>	ASI_PRIMARY_NO_FAULT (ASI_PNF)	R <sup>1</sup>	Primary address space, no fault	V9, 14.4.6
83 <sub>16</sub>	ASI_SECONDARY_NO_FAULT (ASI_SNF)	R <sup>1</sup>	Secondary address space, no fault	V9, 14.4.6
88 <sub>16</sub>	ASI_PRIMARY_LITTLE (ASI_PL)	RW	Implicit primary address space, little endian	V9
89 <sub>16</sub>	ASI_SECONDARY_LITTLE (ASI_SL)	RW	Implicit secondary address space, little endian	V9
8A <sub>16</sub>	ASI_PRIMARY_NO_FAULT_LITTLE (ASI_PNFL)	R <sup>1</sup>	Primary address space, no fault, little endian	V9, 14.4.6
8B <sub>16</sub>	ASI_SECONDARY_NO_FAULT_LITTLE (ASI_SNFL)	R <sup>1</sup>	Secondary address space, no fault, little endian	V9, 14.4.6

<sup>1</sup> Read-only access; causes a *data\_access\_exception* trap if written respectively.

<sup>2</sup> Causes a *data\_access\_exception* trap if the page being accessed is privileged.

### 8.3.2 UltraSPARC (Non-SPARC-V9) ASI Extensions

Table 8-2 defines all non-SPARC-V9 ASI extensions supported in UltraSPARC. These ASIs may be used with LDXA, STXA, LDDFA, STDFA instructions only, unless otherwise noted. Other length accesses will cause a *data\_access\_exception* trap. See Appendix F, “ASI Names,” for an alphabetical listing of ASI names and macro syntax.

Table 8-2 UltraSPARC Extended (non-SPARC-V9) ASIs

ASI Value	ASI Name (Suggested Macro Syntax)	VA	Access	Description	Section
14 <sub>16</sub>	ASI_PHYS_USE_EC (ASI_PHYS_USE_EC)	—	RW <sup>2,5</sup>	Physical address, external cacheable only	6.10
15 <sub>16</sub>	ASI_PHYS_BYPASS_EC_WITH_EBIT (ASI_PHYS_BYPASS_EC_WITH_EBIT)	—	RW <sup>2</sup>	Physical address, non-cacheable, with side-effect	6.10
1C <sub>16</sub>	ASI_PHYS_USE_EC_LITTLE (ASI_PHYS_USE_EC_L)	—	RW <sup>2,5</sup>	Physical address, external cacheable only, little endian	6.10
1D <sub>16</sub>	ASI_PHYS_BYPASS_EC_WITH_EBIT_LITTLE (ASI_PHYS_BYPASS_EC_WITH_EBIT_L)	—	RW <sup>2</sup>	Physical address, non-cacheable, with side-effect, little endian	6.10
24 <sub>16</sub>	ASI_NUCLEUS_QUAD_LDD (ASI_NUCLEUS_QUAD_LDD)	—	R <sup>1,3</sup>	Cacheable, 128-bit atomic LDDA	13.6.3
2C <sub>16</sub>	ASI_NUCLEUS_QUAD_LDD_LITTLE (ASI_NUCLEUS_QUAD_LDD_L)	—	R <sup>1,3</sup>	Cacheable, 128-bit atomic LDDA, little endian	13.6.3
45 <sub>16</sub>	ASI_LSU_CONTROL_REG (ASI_LSU_CONTROL_REG)	0 <sub>16</sub>	RW	Load/store unit control register	A.6
46 <sub>16</sub>	ASI_DCACHE_DATA (ASI_DCACHE_DATA)	—	RW	D-Cache data RAM diagnostics access	A.8.1
47 <sub>16</sub>	ASI_DCACHE_TAG (ASI_DCACHE_TAG)	—	RW	D-Cache tag/valid RAM diagnostics access	A.8.2
48 <sub>16</sub>	ASI_INTR_DISPATCH_STATUS (ASI_INTR_DISPATCH_STATUS)	0 <sub>16</sub>	R <sup>1</sup>	Interrupt vector dispatch status	9.3.3
49 <sub>16</sub>	ASI_INTR_RECEIVE (ASI_INTR_RECEIVE)	0 <sub>16</sub>	RW	Interrupt vector receive status	9.3.5
4A <sub>16</sub>	ASI_UPA_CONFIG_REG (ASI_UPA_CONFIG_REG)	0 <sub>16</sub>	RW	UPA configuration register	8.3.3.2
4B <sub>16</sub>	ASI_ESTATE_ERROR_EN_REG (ASI_ESTATE_ERROR_EN_REG)	0 <sub>16</sub>	RW	E-Cache error enable register	11.3.1
4C <sub>16</sub>	ASI_AFSR (ASI_AFSR)	0 <sub>16</sub>	RW	Asynchronous fault status register	11.3.3
4D <sub>16</sub>	ASI_AFSR (ASI_AFSR)	0 <sub>16</sub>	RW	Asynchronous fault address register	11.3.2
4E <sub>16</sub>	ASI_ECACHE_TAG_DATA (ASI_EC_TAG_DATA)	0 <sub>16</sub>	RW	E-Cache tag/valid RAM data diagnostic access	A.9.2
50 <sub>16</sub>	ASI_IMMU (ASI_IMMU)	0 <sub>16</sub>	R <sup>1</sup>	I-MMU Tag Target Register	6.9.2
50 <sub>16</sub>	ASI_IMMU (ASI_IMMU)	18 <sub>16</sub>	RW	I-MMU Synchronous Fault Status Register	6.9.4
50 <sub>16</sub>	ASI_IMMU (ASI_IMMU)	28 <sub>16</sub>	RW	I-MMU TSB Register	6.9.5.1
50 <sub>16</sub>	ASI_IMMU (ASI_IMMU)	30 <sub>16</sub>	RW	I-MMU TLB Tag Access Register	6.9.7
51 <sub>16</sub>	ASI_IMMU_TSB_8KB_PTR_REG (ASI_IMMU_TSB_8KB_PTR_REG)	0 <sub>16</sub>	R <sup>1</sup>	I-MMU TSB 8KB Pointer Register	6.9.8
52 <sub>16</sub>	ASI_IMMU_TSB_64KB_PTR_REG (ASI_IMMU_TSB_64KB_PTR_REG)	0 <sub>16</sub>	R <sup>1</sup>	I-MMU TSB 64KB Pointer Register	6.9.8
54 <sub>16</sub>	ASI_ITLB_DATA_IN_REG (ASI_ITLB_DATA_IN_REG)	0 <sub>16</sub>	W <sup>1</sup>	I-MMU TLB Data In Register	6.9.9

Table 8-2 UltraSPARC Extended (non-SPARC-V9) ASIs (Continued)

ASI Value	ASI Name (Suggested Macro Syntax)	VA	Access	Description	Section
55 <sub>16</sub>	ASI_ITLB_DATA_ACCESS_REG (ASI_ITLB_DATA_ACCESS_REG)	0 <sub>16</sub> ..1F8 <sub>16</sub>	RW	I-MMU TLB Data Access Register	6.9.9
56 <sub>16</sub>	ASI_ITLB_TAG_READ_REG (ASI_ITLB_TAG_READ_REG)	0 <sub>16</sub> ..1F8 <sub>16</sub>	R <sup>1</sup>	I-MMU TLB Tag Read Register	6.9.9
57 <sub>16</sub>	ASI_IMMU_DEMAP (ASI_IMMU_DEMAP)	0 <sub>16</sub>	W <sup>1</sup>	I-MMU TLB demap	6.9.10
58 <sub>16</sub>	ASI_DMMU (ASI_D-MMU)	0 <sub>16</sub>	R <sup>1</sup>	D-MMU Tag Target Register	6.9.2
58 <sub>16</sub>	ASI_DMMU (ASI_DMMU)	8 <sub>16</sub>	RW	I/D MMU Primary Context Register	6.9.3
58 <sub>16</sub>	ASI_DMMU (ASI_DMMU)	10 <sub>16</sub>	RW	D-MMU Secondary Context Register	6.9.3
58 <sub>16</sub>	ASI_DMMU (ASI_DMMU)	18 <sub>16</sub>	RW	D-MMU Synch. Fault Status Register	6.9.4
58 <sub>16</sub>	ASI_DMMU (ASI_DMMU)	20 <sub>16</sub>	R <sup>1</sup>	D-MMU Synch. Fault Address Register	6.9.5
58 <sub>16</sub>	ASI_DMMU (ASI_DMMU)	28 <sub>16</sub>	RW	D-MMU TSB Register	6.9.5.1
58 <sub>16</sub>	ASI_DMMU (ASI_DMMU)	30 <sub>16</sub>	RW	D-MMU TLB Tag Access Register	6.9.7
58 <sub>16</sub>	ASI_DMMU (ASI_DMMU)	38 <sub>16</sub>	RW	D-MMU VA Data Watchpoint Register	A.5.3
58 <sub>16</sub>	ASI_DMMU (ASI_DMMU)	40 <sub>16</sub>	RW	D-MMU PA Data Watchpoint Register	A.5.4
59 <sub>16</sub>	ASI_DMMU_TSB_8KB_PTR_REG (ASI_DMMU_TSB_8KB_PTR_REG)	0 <sub>16</sub>	R <sup>1</sup>	D-MMU TSB 8K Pointer Register	6.9.8
5A <sub>16</sub>	ASI_DMMU_TSB_64KB_PTR_REG (ASI_DMMU_TSB_64KB_PTR_REG)	0 <sub>16</sub>	R <sup>1</sup>	D-MMU TSB 64K Pointer Register	6.9.8
5B <sub>16</sub>	ASI_DMMU_TSB_DIRECT_PTR_REG (ASI_DMMU_TSB_DIRECT_PTR_REG)	0 <sub>16</sub>	R <sup>1</sup>	D-MMU TSB Direct Pointer Register	6.9.8
5C <sub>16</sub>	ASI_DTLB_DATA_IN_REG (ASI_DTLB_DATA_IN_REG)	0 <sub>16</sub>	W <sup>1</sup>	D-MMU TLB Data In Register	6.9.9
5D <sub>16</sub>	ASI_DTLB_DATA_ACCESS_REG (ASI_DTLB_DATA_ACCESS_REG)	0 <sub>16</sub> ..1F8 <sub>16</sub>	RW	D-MMU TLB Data Access Register	6.9.9
5E <sub>16</sub>	ASI_DTLB_TAG_READ_REG (ASI_DTLB_TAG_READ_REG)	0 <sub>16</sub> ..1F8 <sub>16</sub>	R <sup>1</sup>	D-MMU TLB Tag Read Register	6.9.9
5F <sub>16</sub>	ASI_DMMU_DEMAP (ASI_DMMU_DEMAP)	0 <sub>16</sub>	W <sup>1</sup>	DMMU TLB demap	6.9.10
66 <sub>16</sub>	ASI_ICACHE_INSTR (ASI_IC_INSTR)	—	RW <sup>3</sup>	I-Cache instruction RAM diagnostic access	A.7.1
67 <sub>16</sub>	ASI_ICACHE_TAG (ASI_IC_TAG)	—	RW <sup>3</sup>	I-Cache tag/valid RAM diagnostic access	A.7.2
6E <sub>16</sub>	ASI_ICACHE_PRE_DECODE (ASI_IC_PRE_DECODE)	—	RW <sup>3</sup>	I-Cache pre-decode RAM diagnostics access	A.7.3
6F <sub>16</sub>	ASI_ICACHE_NEXT_FIELD (ASI_IC_NEXT_FIELD)	—	RW <sup>3</sup>	I-Cache next-field RAM diagnostics access	A.7.4

Table 8-2 UltraSPARC Extended (non-SPARC-V9) ASIs (Continued)

ASI Value	ASI Name (Suggested Macro Syntax)	VA	Access	Description	Section
70 <sub>16</sub>	ASI_BLOCK_AS_IF_USER_PRIMARY (ASI_BLK_AIUP)	—	RW <sup>4,6</sup>	Primary address space, block load/store, user privilege	13.6.4
71 <sub>16</sub>	ASI_BLOCK_AS_IF_USER_SECONDARY (ASI_BLK_AIUS)	—	RW <sup>4,6</sup>	Secondary address space, block load/store, user privilege	13.6.4
76 <sub>16</sub>	ASI_ECACHE_W (ASI_EC_W)	<40:39>=1	W <sup>1</sup>	E-Cache data RAM diagnostic write access	A.9.1
76 <sub>16</sub>	ASI_ECACHE_W (ASI_EC_W)	<40:39>=2	W <sup>1</sup>	E-Cache tag/valid RAM diagnostic write access	A.9.2
77 <sub>16</sub>	ASI_UDBH_ERROR_REG_WRITE (ASI_UDB_ERROR_W)	0 <sub>16</sub>	W <sup>1</sup>	External UDB Error Register, write high	11.3.4
77 <sub>16</sub>	ASI_UDBL_ERROR_REG_WRITE (ASI_UDB_ERROR_W)	18 <sub>16</sub>	W <sup>1</sup>	External UDB Error Register, write low	11.3.4
77 <sub>16</sub>	ASI_UDBH_CONTROL_REG_WRITE (ASI_UDB_CONTROL_W)	20 <sub>16</sub>	W <sup>1</sup>	External UDB Control Register, write high	11.4
77 <sub>16</sub>	ASI_UDBL_CONTROL_REG_WRITE (ASI_UDB_CONTROL_W)	38 <sub>16</sub>	W <sup>1</sup>	External UDB Control Register, write low	11.4
77 <sub>16</sub>	ASI_UDB_INTR_W (ASI_UDB_INTR_W)	<18:14>= MID, <13:0>= 70 <sub>16</sub>	W <sup>1</sup>	Interrupt vector dispatch	9.3.2
77 <sub>16</sub>	ASI_UDB_INTR_W (ASI_UDB_INTR_W)	40 <sub>16</sub>	W <sup>1</sup>	Outgoing interrupt vector data register 0	9.3.1
77 <sub>16</sub>	ASI_UDB_INTR_W (ASI_UDB_INTR_W)	50 <sub>16</sub>	W <sup>1</sup>	Outgoing interrupt vector data register 1	9.3.1
77 <sub>16</sub>	ASI_UDB_INTR_W (ASI_UDB_INTR_W)	60 <sub>16</sub>	W <sup>1</sup>	Outgoing interrupt vector data register 2	9.3.1
78 <sub>16</sub>	ASI_BLOCK_AS_IF_USER_PRIMARY_LITTLE (ASI_BLK_AIUPL)	—	RW <sup>4</sup>	Primary address space, block load/store, user privilege, little endian	13.6.4
79 <sub>16</sub>	ASI_BLOCK_AS_IF_USER_SECONDARY_LITTLE (ASI_BLK_AIUSL)	—	RW <sup>4</sup>	Secondary address space, block load/store, user privilege, little endian	13.6.4
7E <sub>16</sub>	ASI_ECACHE_R (ASI_EC_R)	<40:39>=1	R <sup>1</sup>	E-Cache data RAM diagnostic read access	A.8.1
7E <sub>16</sub>	ASI_ECACHE_R (ASI_EC_R)	<40:39>=2	R <sup>1</sup>	E-Cache tag/valid RAM diagnostic read access	A.8.2
7F <sub>16</sub>	ASI_UDBH_ERROR_REG_READ (ASI_UDBH_ERROR_R)	0 <sub>16</sub>	R <sup>1</sup>	External UDB Error Register, read high	11.3.4
7F <sub>16</sub>	ASI_UDBL_ERROR_REG_READ (ASI_UDBL_ERROR_R)	18 <sub>16</sub>	R <sup>1</sup>	External UDB Error Register, read low	11.3.4
7F <sub>16</sub>	ASI_UDBH_CONTROL_REG_READ (ASI_UDBH_CONTROL_R)	20 <sub>16</sub>	R <sup>1</sup>	External UDB Control Register, read high	11.4
7F <sub>16</sub>	ASI_UDBL_CONTROL_REG_READ (ASI_UDBL_CONTROL_R)	38 <sub>16</sub>	R <sup>1</sup>	External UDB Control Register, read low	11.4

Table 8-2 UltraSPARC Extended (non-SPARC-V9) ASIs (Continued)

ASI Value	ASI Name (Suggested Macro Syntax)	VA	Access	Description	Section
7F <sub>16</sub>	ASI_UDB_INTR_R	40 <sub>16</sub>	R <sup>1</sup>	Incoming interrupt vector data register 0	9.3.1
7F <sub>16</sub>	ASI_UDB_INTR_R	50 <sub>16</sub>	R <sup>1</sup>	Incoming interrupt vector data register 1	9.3.1
7F <sub>16</sub>	ASI_UDB_INTR_R	60 <sub>16</sub>	R <sup>1</sup>	Incoming interrupt vector data register 2	9.3.1
C0 <sub>16</sub>	ASI_PST8_PRIMARY (ASI_PST8_P)	—	W <sup>1,4</sup>	Primary address space, 8 8-bit partial store	13.6.1
C1 <sub>16</sub>	ASI_PST8_SECONDARY (ASI_PST8_S)	—	W <sup>1,4</sup>	Secondary address space, 8 8-bit partial store	13.6.1
C2 <sub>16</sub>	ASI_PST16_PRIMARY (ASI_PSY16_P)	—	W <sup>1,4</sup>	Primary address space, 4 16-bit partial store	13.6.1
C3 <sub>16</sub>	ASI_PST16_SECONDARY (ASI_PST16_S)	—	W <sup>1,4</sup>	Secondary address space, 4 16-bit partial store	13.6.1
C4 <sub>16</sub>	ASI_PST32_PRIMARY (ASI_PST32_P)	—	W <sup>1,4</sup>	Primary address space, 2 32-bit partial store	13.6.1
C5 <sub>16</sub>	ASI_PST32_SECONDARY (ASI_PST32_S)	—	W <sup>1,4</sup>	Secondary address space, 2 32-bit partial store	13.6.1
C8 <sub>16</sub>	ASI_PST8_PRIMARY_LITTLE (ASI_PST8_PL)	—	W <sup>1,4</sup>	Primary address space, 8 8-bit partial store, little endian	13.6.1
C9 <sub>16</sub>	ASI_PST8_SECONDARY_LITTLE (ASI_PST8_SL)	—	W <sup>1,4</sup>	Secondary address space, 8 8-bit partial store, little endian	13.6.1
CA <sub>16</sub>	ASI_PST16_PRIMARY_LITTLE (ASI_PST16_PL)	—	W <sup>1,4</sup>	Primary address space, 4 16-bit partial store, little endian	13.6.1
CB <sub>16</sub>	ASI_PST16_SECONDARY_LITTLE (ASI_PST16_SL)	—	W <sup>1,4</sup>	Secondary address space, 4 16-bit partial store, little endian	13.6.1
CC <sub>16</sub>	ASI_PST32_PRIMARY_LITTLE (ASI_PST32_PL)	—	W <sup>1,4</sup>	Primary address space, 2 32-bit partial store, little endian	13.6.1
CD <sub>16</sub>	ASI_PST32_SECONDARY_LITTLE (ASI_PST32_SL)	—	W <sup>1,4</sup>	Secondary address space, 2 32-bit partial store, little endian	13.6.1
D0 <sub>16</sub>	ASI_FL8_PRIMARY (ASI_FL8_P)	—	RW <sup>4</sup>	Primary address space, one 8-bit floating point load/store	13.6.2
D1 <sub>16</sub>	ASI_FL8_SECONDARY (ASI_FL8_S)	—	RW <sup>4</sup>	Secondary address space, one 8-bit floating point load/store	13.6.2
D2 <sub>16</sub>	ASI_FL16_PRIMARY (ASI_FL16_P)	—	RW <sup>4</sup>	Primary address space, one 16-bit floating point load/store	13.6.2
D3 <sub>16</sub>	ASI_FL16_SECONDARY (ASI_FL16_S)	—	RW <sup>4</sup>	Secondary address space, one 16-bit floating point load/store	13.6.2
D8 <sub>16</sub>	ASI_FL8_PRIMARY_LITTLE (ASI_FL8_PL)	—	RW <sup>4</sup>	Primary address space, one 8-bit floating point load/store, little endian	13.6.2
D9 <sub>16</sub>	ASI_FL8_SECONDARY_LITTLE (ASI_FL8_SL)	—	RW <sup>4</sup>	Secondary address space, one 8-bit floating point load/store, little endian	13.6.2

Table 8-2 UltraSPARC Extended (non-SPARC-V9) ASIs (Continued)

ASI Value	ASI Name (Suggested Macro Syntax)	VA	Access	Description	Section
DA <sub>16</sub>	ASI_FL16_PRIMARY_LITTLE (ASI_FL16_PL)	—	RW <sup>4</sup>	Primary address space, one 16-bit floating point load/store, little endian	13.6.2
DB <sub>16</sub>	ASI_FL16_SECONDARY_LITTLE (ASI_FL16_SL)	—	RW <sup>4</sup>	Secondary address space, one 16-bit floating point load/store, little endian	13.6.2
E0 <sub>16</sub>	ASI_BLK_COMMIT_PRIMARY (ASI_BLK_COMMIT_P)	—	W <sup>1,4</sup>	Primary address space, block store commit operation	13.6.4
E1 <sub>16</sub>	ASI_BLK_COMMIT_SECONDARY (ASI_BLK_COMMIT_S)	—	W <sup>1,4</sup>	Secondary address space, block store commit operation	13.6.4
F0 <sub>16</sub>	ASI_BLOCK_PRIMARY (ASI_BLK_P)	—	RW <sup>4</sup>	Primary address space, block load/store	13.6.4
F1 <sub>16</sub>	ASI_BLOCK_SECONDARY (ASI_BLK_S)	—	RW <sup>4</sup>	Secondary address space, block load/store	13.6.4
F8 <sub>16</sub>	ASI_BLOCK_PRIMARY_LITTLE (ASI_BLK_PL)	—	RW <sup>4</sup>	Primary address space, block load/store, little endian	13.6.4
F9 <sub>16</sub>	ASI_BLOCK_SECONDARY_LITTLE (ASI_BLK_SL)	—	RW <sup>4</sup>	Secondary address space, block load/store, little endian	13.6.4

<sup>1</sup>. Read-/write-only accesses cause a *data\_access\_exception* trap if written/read respectively.

<sup>2</sup>. 8-/16-/32-/64-bit accesses allowed.

<sup>3</sup>. LDDA, STDDFA or STXA only. Other types of access cause a *data\_access\_exception* trap.

<sup>4</sup>. LDDFA/STDDFA only. Other types of access cause a *data\_access\_exception* trap.

<sup>5</sup>. Can be used with LDSTUBA, SWAPA, CAS(X)A.

<sup>6</sup>. Causes a *data\_access\_exception* trap if the page being accessed is privileged.

### 8.3.3 Other UltraSPARC ASI Extensions

#### 8.3.3.1 UPA Port ID Register

The per-processor UPA\_PORT\_ID Register can be accessed only from the System Bus as a read-only, noncacheable, slave access at offset 0 of the slave address space of the processor port.

This register indicates the capability of the CPU module. See Table 10-1, “Machine State After Reset and in RED\_state,” on page 172 for the state of this register after reset.

Consult the *UltraSPARC-I Data Sheet* for the contents of this register's ID field. The Bibliography describes how to obtain the data sheet.

---

**Note:** Accesses to the UPA Port ID Register from the local processor return undefined data. Similar state information can be accessed from the UPA Configuration Register, described in Section 8.3.3.2, “UPA Configuration Register,” on page 154.

---

FC <sub>16</sub>		—	ECC_Valid	ONEREAD	PINT_RDQ	PREQ_DQ	PREQ_RQ	UPACAP	ID						
63	56	55	35	34	33	32	31	30	25	24	21	20	16	15	0

Figure 8-1 UPA\_PORT\_ID Register Format

**FC<sub>16</sub>:** A one byte field containing the value FC<sub>16</sub>. This is used by the open boot PROM to indicate that no Fcode PROM is present for UltraSPARC.

**ECC\_Valid:** Cleared to zero since UltraSPARC can generate ECC when sourcing data.

**ONEREAD:** Set to zero. Although UltraSPARC can only support one outstanding slave read S\_REQ transaction at a time, it does not generate a P\_RASB reply.

**PINT\_RDQ:** Set to one, since one incoming P\_INT\_REQ transaction that may be outstanding to UltraSPARC at a time.

**PREQ\_DQ:** Set to zero, since incoming slave data writes are not supported by UltraSPARC.

**PREQ\_RQ:** Set to one, since one incoming P\_REQ request may be outstanding at one time. Two types of incoming requests are supported in UltraSPARC: snoop and UPA\_PORT\_ID Register read.

**UPACAP<4:0>:** This read-only field indicates the UPA capability of this module.

- **UPACAP<4>:** Set, since UltraSPARC is an interrupt handler (HandlerSlave). SC forwards P\_INT\_REQ to this port only if this bit is set.
- **UPACAP<3>:** Set, since UltraSPARC is an interrupter (InterruptMaster). Software assigns this port the target-MID of an interrupt handler if this bit is set.
- **UPACAP<2>:** Clear, since UltraSPARC does not use the UPA\_Slave\_Int\_L signal.
- **UPACAP<1>:** Set, since UltraSPARC has a cache (CacheMaster).
- **UPACAP<0>:** Set, since UltraSPARC has a master interface (Master).

**ID<15:0>:** A 16-bit field for module identification.

- **ID<15:10>**: Manufacturer identification.
- **ID<9:4>**: Module type.
- **ID<3:0>**: Module revision number.

### 8.3.3.2 UPA Configuration Register

The UPA\_CONFIG Register can be accessed at ASI 4A<sub>16</sub>, VA=0. This is a 64-bit register; non-64-bit aligned accesses cause a *mem\_address\_not\_aligned* trap. See Table 10-1, “Machine State After Reset and in RED\_state,” on page 172 for the state of this register after reset. Figure 8-2 shows the UPA\_CONFIG register for UltraSPARC-I. Figure 8-3 shows the UPA\_CONFIG register for UltraSPARC-II.




Figure 8-2 UPA\_CONFIG Register (UltraSPARC-I)




Figure 8-3 UPA\_CONFIG Register (UltraSPARC-II)

**MCAP (UltraSPARC-II):** Implementation-dependent module capability bits.

Software can use these bits to determine the processor module speed capability. These bits are hard-wired or jumpered and brought on chip. MCAP is a read only field; writes to these bits have no effect.

**CLK\_MODE (UltraSPARC-II):** Encoded ratio of UPA system clock frequency to processor internal clock frequency. This is a read only field; writes to these bits have no effect. CLK\_MODE is encoded as follows:

CLK_MODE	Ratio
00	2 : 1
01	3 : 1
10	4 : 1
11	—

**E\$ (UltraSPARC-II):** E-Cache SRAM mode. This is a read only field; writes to these bits have no effect. E\$ is encoded as follows:

E\$	Mode
0	1-1-1
1	2-2

**ELIM (UltraSPARC-II):** E-Cache limit. Sets the upper limit on the E-Cache size to be configured. It may be modified during boot-up to reflect a smaller E-Cache size than is physically present. ELIM is encoded as follows:

ELIM	Limit
000	16 Mb
001	8 Mb
010	4 Mb
011	2 Mb
100	1 Mb
101	0.5 Mb
110..111	—

**PCON:** Processor Configuration. Contains subfields that determine the depth of the system queues for transactions issued by UltraSPARC. The PCON field is initialized with the minimum values at reset and may be modified by an ASI store. All values are stored in  $(N-1)$  format; that is, the value 0 means 1 transaction.

- **WB<10> (UltraSPARC-II):** Maximum number of outstanding Writebacks
- **SCIQ0<9:8> (UltraSPARC-II):** Maximum number of outstanding Class 0 transactions.
- **BST<7>:** Maximum number of outstanding block stores.
- **NCST<6:4>:** Maximum number of outstanding non-cacheable stores.
- **SCIQ1<3:0>:** Maximum number of outstanding Class 1 transactions.

---

**Note:** After reset and before normal processing begins, software should set the PCON values to reflect the number of outstanding transactions supported by the system.

---

**Note:** UltraSPARC-II supports only two combinations of values for the WB and SCIQ0 subfields:

WB=0 and SCIQ0=0, which is identical to UltraSPARC-I's configuration, or  
 WB=1 and SCIQ0=2, which is UltraSPARC-II's "natural" configuration

---

**MID<4:0>**: Module (processor) ID register. Identifies the slot in which the module resides; hardwired to the slot number from the connector pins.

**PCAP<16:0>**: Processor Capabilities. Shadows the following fields in the UPA\_PORT\_ID Register.

- **PINT\_RDQ<16:15>**
- **PREQ\_DQ<14:9>**
- **PREQ\_RQ<8:5>**
- **UPACAP<4:0>**

## 8.4 Ancillary State Registers

### 8.4.1 Overview of ASRs

SPARC-V9 provides up to 32 Ancillary State Registers (ASRs 0..31). ASRs 0..6 are defined by the SPARC-V9 ISA; ASRs 7..15 are reserved for future use by the architecture. ASRs 16..31 are available for use by an implementation.

### 8.4.2 SPARC-V9-Defined ASRs

Table 8-3 defines the SPARC-V9 ASRs that must be supported by a conforming processor implementation.

Table 8-3 Mandatory SPARC-V9 ASRs

ASR Value	ASR Name	Access	Description	Section
00 <sub>16</sub>	Y_REG	RW	Y register	V9
02 <sub>16</sub>	COND_CODE_REG	RW	Condition code register	V9
03 <sub>16</sub>	ASI_REG	RW	ASI register	V9
04 <sub>16</sub>	TICK_REG	R <sup>1,2</sup>	TICK register	V9
05 <sub>16</sub>	PC	R <sup>2</sup>	Program Counter	V9
06 <sub>16</sub>	FP_STATUS_REG	RW	Floating-point status register	V9

<sup>1</sup>. An attempt to read this register by non-privileged software with NPT = 1 causes a *privileged\_action* trap. The tick register can only be written with the privileged wrpr instruction.

<sup>2</sup>. Read-only—an attempt to write this register causes an *illegal\_instruction* trap.

Suggested Assembly Language Syntax	
rd	%y, reg <sub>rd</sub>
wr	reg <sub>rs1</sub> , reg_or_imm, %y
rd	%ccr, reg <sub>rd</sub>
wr	reg <sub>rs1</sub> , reg_or_imm, %ccr
rd	%asi, reg <sub>rd</sub>
wr	reg <sub>rs1</sub> , reg_or_imm, %asi
rd	%tick, reg <sub>rd</sub>
rd	%pc reg <sub>rd</sub>
rd	%fprs, reg <sub>rd</sub>
wr	reg <sub>rs1</sub> , reg_or_imm, %fprs

### 8.4.3 Non-SPARC-V9 ASRs

Non-SPARC-V9 ASRs are listed in Table 8-4 on page 157.

Table 8-4 Non-SPARC-V9 ASRs

ASR Value	ASR Name/Syntax	Access	Description	Section
10 <sub>16</sub>	PERF_CONTROL_REG	RW <sup>3</sup>	Performance Control Reg (PCR)	B.2
11 <sub>16</sub>	PERF_COUNTER	RW <sup>4</sup>	Performance Instrumentation Counters (PIC)	B.4
12 <sub>16</sub>	DISPATCH_CONTROL_REG	RW <sup>3</sup>	Dispatch Control Register (DCR)	A.3
13 <sub>16</sub>	GRAPHIC_STATUS_REG	RW <sup>2</sup>	Graphics Status Register (GSR)	13.4
14 <sub>16</sub>	SET_SOFTINT	W <sup>1</sup>	Set bit(s) in per-processor Soft Interrupt register	9.4
15 <sub>16</sub>	CLEAR_SOFTINT	W <sup>1</sup>	Clear bit(s) in per-processor Soft Interrupt register	9.4
16 <sub>16</sub>	SOFTINT_REG	RW <sup>3</sup>	Per-processor Soft Interrupt register	9.4
17 <sub>16</sub>	TICK_CMPR_REG	RW <sup>3</sup>	TICK compare register	14.5.1

<sup>1</sup>. Read accesses cause an *illegal\_instruction* trap. Nonprivileged write accesses cause a *privileged\_opcode* trap.

<sup>2</sup>. Accesses cause an *fp\_disabled* trap if PSTATE.PEF or FPRS.FEF are zero.

<sup>3</sup>. Nonprivileged accesses cause a *privileged\_opcode* trap.

<sup>4</sup>. Nonprivileged accesses with PCR.PRIV=0 cause a *privileged\_action* trap.

Suggested Assembly Language Syntax	
rd	%pcr, <i>reg<sub>rd</sub></i>
wr	<i>reg<sub>rs1</sub></i> , %pcr
rd	%pic, <i>reg<sub>rd</sub></i>
wr	<i>reg<sub>rs1</sub></i> , %pic
rd	%gsr, <i>reg<sub>rd</sub></i>
wr	<i>reg<sub>rs1</sub></i> , %gsr
wr	<i>reg<sub>rs1</sub></i> , %clear_softint
wr	<i>reg<sub>rs1</sub></i> , %set_softint
rd	%softint, <i>reg<sub>rd</sub></i>
wr	<i>reg<sub>rs1</sub></i> , %softint
rd	%tick_cmpr, <i>reg<sub>rd</sub></i>
wr	<i>reg<sub>rs1</sub></i> , %tick_cmpr
rd	%dcr, <i>reg<sub>rd</sub></i>
wr	<i>reg<sub>rs1</sub></i> , %dcr

## 8.5 Other UltraSPARC Registers

Table 8-5 lists additional sets of 64-bit global registers supported by UltraSPARC.

Table 8-5 Other UltraSPARC Registers

Register Name	Access	Description	Section
INTERRUPT_GLOBAL_REG	RW	8 Interrupt handler globals	14.5.9
MMU_GLOBAL_REG	RW	8 MMU handler globals	14.5.9

## 8.6 Supported Traps

Table 8-6 lists the traps supported by UltraSPARC.

Table 8-6 Traps Supported in UltraSPARC

Exception or Interrupt Request	Globals <sup>9</sup>	TT	Priority
<i>Reserved</i>	—	000 <sub>16</sub>	<i>n/a</i>
<i>power_on_reset</i>	AG	001 <sub>16</sub>	0
<i>watchdog_reset</i>	AG	002 <sub>16</sub>	1 <sup>1</sup>
<i>externally_initiated_reset</i>	AG	003 <sub>16</sub>	1 <sup>1</sup>
<i>software_initiated_reset</i>	AG	004 <sub>16</sub>	1 <sup>1</sup>
<i>RED_state_exception</i>	AG	005 <sub>16</sub>	1 <sup>1</sup>
<i>instruction_access_exception</i>	MG	008 <sub>16</sub>	5
<i>instruction_access_error</i>	AG	00A <sub>16</sub>	3

Table 8-6 Traps Supported in UltraSPARC (Continued)

Exception or Interrupt Request	Globals <sup>9</sup>	TT	Priority
<i>illegal_instruction</i>	AG	010 <sub>16</sub>	7 <sup>10</sup>
<i>privileged_opcode</i>	AG	011 <sub>16</sub>	6
<i>fp_disabled</i>	AG	020 <sub>16</sub>	8
<i>fp_exception_ieee_754</i>	AG	021 <sub>16</sub>	11 <sup>2</sup>
<i>fp_exception_other</i>	AG	022 <sub>16</sub>	11 <sup>2</sup>
<i>tag_overflow</i>	AG	023 <sub>16</sub>	14
<i>clean_window</i>	AG	024 <sub>16</sub> ..027 <sub>16</sub>	10
<i>division_by_zero</i>	AG	028 <sub>16</sub>	15
<i>data_access_exception</i>	MG	030 <sub>16</sub>	12 <sup>3</sup>
<i>data_access_error</i>	AG	032 <sub>16</sub>	12 <sup>3</sup>
<i>mem_address_not_aligned</i>	AG	034 <sub>16</sub>	10 <sup>4</sup> , 10
<i>LDDF_mem_address_not_aligned</i>	AG	035 <sub>16</sub>	10 <sup>4</sup>
<i>STDF_mem_address_not_aligned</i>	AG	036 <sub>16</sub>	10 <sup>4</sup>
<i>privileged_action</i>	AG	037 <sub>16</sub>	11 <sup>2</sup>
<i>interrupt_level_n</i> (n=1..15)	AG	041 <sub>16</sub> ..04F <sub>16</sub>	32-n
<i>interrupt_vector</i>	IG	060 <sub>16</sub>	16 <sup>5</sup>
<i>PA_watchpoint</i>	AG	061 <sub>16</sub>	12 <sup>5</sup>
<i>VA_watchpoint</i>	AG	062 <sub>16</sub>	11 <sup>2</sup>
<i>corrected_ECC_error</i>	AG	063 <sub>16</sub>	33
<i>fast_instruction_access_MMU_miss</i>	MG	064 <sub>16</sub> ..067 <sub>16</sub>	2 <sup>6</sup>
<i>fast_data_access_MMU_miss</i>	MG	068 <sub>16</sub> ..06B <sub>16</sub>	12 <sup>3,7</sup>
<i>fast_data_access_protection</i>	MG	06C <sub>16</sub> ..06F <sub>16</sub>	12 <sup>3,8</sup>
<i>spill_n_normal</i> (n=0..7)	AG	080 <sub>16</sub> ..09F <sub>16</sub>	9
<i>spill_n_other</i> (n=0..7)	AG	0A0 <sub>16</sub> ..0BF <sub>16</sub>	9
<i>fill_n_normal</i> (n=0..7)	AG	0C0 <sub>16</sub> ..0DF <sub>16</sub>	9
<i>fill_n_other</i> (n=0..7)	AG	0E0 <sub>16</sub> ..0FF <sub>16</sub>	9
<i>trap_instruction</i>	AG	100 <sub>16</sub> ..17F <sub>16</sub>	16 <sup>5</sup>

1. Priority 1 traps are processed in the following order: XIR>WDR>SIR>RED.

2. *Fp\_exception\_ieee\_754*, *fp\_exception\_other* are mutually exclusive with memory access traps such as *privileged\_action* and *VA\_watchpoint*. *Privileged\_action* has higher priority than *VA\_watchpoint*.

3. Priority 12 traps are processed in the following program order: *data\_access\_exception* > *fast\_data\_access\_MMU\_miss*/*fast\_data\_access\_protection* > *PA\_watchpoint* > *data\_access\_error*.

4. Priority 10 traps are processed in the following order: *LDDF/STDF\_mem\_address\_not\_aligned* > *mem\_address\_not\_aligned* trap. *LDDF/STDF\_mem\_address\_not\_aligned* traps are mutually exclusive.

5. Priority 16 traps are processed in the following order: *trap\_instruction* > *interrupt\_vector*.

6. When an MMU fault is detected during an instruction access, a *fast\_instruction\_access\_MMU\_miss* trap is generated instead of an *instruction\_access\_MMU\_miss* trap.

7. A *fast\_data\_access\_MMU\_miss* trap is generated instead of a *data\_access\_MMU\_miss* trap.

8. A *fast\_data\_access\_protection* trap is generated instead of a *data\_access\_protection* trap.

9. AG = alternate globals, MG = MMU globals, IG = interrupt globals

10. Some ASIs must be used with specific types of loads and stores; for example, block ASIs can be used only with LDDFA/STDFA. When these ASIs are used with incorrect opcodes, they do not take *mem\_address\_not\_aligned* or *illegal\_instruction* traps for memory and register alignment required by the ASI. For example, block ASIs require 64-byte alignment, but an LDFA opcode with a block ASI checks only for 4-byte alignment.

## 9.1 Interrupt Vectors

Processors and I/O devices can interrupt a selected processor by assembling and sending an interrupt packet consisting of three 64-bit words of interrupt data. The contents of this data are defined by software convention. This allows hardware interrupts and cross calls to have the same hardware mechanism for interrupt delivery and to share a common software interface for processing. The processor can post interrupts to itself at any level by writing to the SOFTINT Register.

---

**Note:** Separate sets of dispatch (outgoing) and receive (incoming) interrupt data registers allow simultaneous interrupt dispatching and receiving.

---

### 9.1.1 Interrupt Vector Dispatch

To dispatch an interrupt or cross call, a processor or I/O device first writes to the Outgoing Interrupt Vector Data Registers according to an established software convention described below. A subsequent write to the Interrupt Vector Dispatch Register (described in Section 9.3.2, “Interrupt Vector Dispatch”) triggers the interrupt delivery. The status of the interrupt dispatch can be read by polling the ASI\_INTR\_DISPATCH\_STATUS’s BUSY and NACK bits. A MEMBAR #Sync should be used before polling begins to ensure that earlier stores are completed. If both NACK and BUSY are cleared, the interrupt has been successfully delivered to the target processor. With the NACK bit cleared and BUSY bit set, the interrupt delivery is pending. Finally, if the delivery cannot be completed (if it is rejected by the target processor), the NACK bit is set. The pseudo-code sequence in Code Example 9-1 on page 162 sends an interrupt.

---

**Note:** The processor may not send an interrupt vector to itself. This will cause undefined interrupt vector data to be returned.

---

*Code Example 9-1* Code Sequence For Interrupt Dispatch

```
Read state of ASI_INTR_DISPATCH_STATUS; Error if BUSY
<no pending interrupt dispatch packet>
Repeat
    Begin atomic sequence (PSTATE.IE ← 0)
        Store to IV data reg 0 at ASI_UDB_INTR_W, VA=0x40 (optional)
        Store to IV data reg 1 at ASI_UDB_INTR_W, VA=0x50 (optional)
        Store to IV data reg 2 at ASI_UDB_INTR_W, VA=0x60 (optional)
        Store to IV dispatch at ASI_UDB_INTR_W, VA<63:19>=0,
        VA<18:14>=MID, VA<13:0>=0x70 initiates interrupt delivery
        MEMBAR #Sync (wait for stores to finish)
        Poll state of ASI_INTR_DISPATCH_STATUS (Busy, NACK)
            Loop if BUSY
    End atomic sequence (PSTATE.IE ← 1)
    DONE if !NACK
    (Retry after random delay if NACKED)
Until DONE
```

---

**Note:** In order to avoid deadlocks, interrupts must be enabled for some period before retrying the atomic sequence. Alternatively, the atomic sequence can be implemented using locks without disabling interrupts.

---

## 9.1.2 Interrupt Vector Receive

When an interrupt is received, all three interrupt data registers are updated, regardless of which are being used by software. This is done along with the setting of the BUSY bit in the ASI\_INTR\_RECEIVE register. At this point, the processor inhibits further interrupt packets from the system bus. If interrupts are enabled (PSTATE.IE=1), an *interrupt\_vector* trap (implementation-dependent trap type 60<sub>16</sub>) is generated. Software reads the ASI\_INTR\_RECEIVE register and incoming interrupt data registers to determine the entry point of the appropriate trap han-

handler. All of the external interrupt packets are processed at the highest interrupt priority level; they are then re-prioritized as lower priority interrupts in the software handler. The following pseudo-code sequence illustrates interrupt receive handling.

*Code Example 9-2* Code Sequence for an Interrupt Receive

```

Read state of ASI_INTR_RECEIVE; Error if !BUSY

Read from IV data reg 0 at ASI_UDB_INTR_R, VA=0x40 (optional)
Read from IV data reg 1 at ASI_UDB_INTR_R, VA=0x50 (optional)
Read from IV data reg 2 at ASI_UDB_INTR_R, VA=0x60 (optional)

Determine the appropriate handler

Handle interrupt or Re-prioritize this trap and

    set the SoftInt register

Store zero to ASI_INTR_RECEIVE to clear the BUSY bit

```

## 9.2 Interrupt Global Registers

In order to expedite interrupt processing, a separate set of global registers is implemented in UltraSPARC. As described in Section 9.1.2, “Interrupt Vector Receive,” on page 162, the processor takes an implementation-dependent *interrupt\_vector* trap after receiving an interrupt packet. Software uses a number of scratch registers while determining the appropriate handler and constructing the interrupt state.

UltraSPARC provides a separate set of eight Interrupt Global Registers (IG) that replace the eight programmer-visible global registers during interrupt processing. When an *interrupt\_vector* trap is taken, the hardware selects the interrupt global registers by setting the PSTATE.IG field. The PSTATE extension is described in Section 14.5.9, “PSTATE Extensions: Trap Globals,” on page 251. The previous value of PSTATE is restored from the trap stack by a DONE or RETRY instruction on exit from the interrupt handler.

## 9.3 Interrupt ASI Registers

---

**Note:** Generally, a MEMBAR #Sync is needed after a store to an interrupt ASI registers. See Section 5.3.8, “Instruction Prefetch to Side-Effect Locations,” on page 38.

---

### 9.3.1 *Outgoing Interrupt Vector Data<2:0>*

**Name:** Outgoing Interrupt Vector Data Registers (Privileged)

ASI\_UDB\_INTR\_W (data 0): ASI=77<sub>16</sub>, VA<63:0>=40<sub>16</sub>

ASI\_UDB\_INTR\_W (data 1): ASI=77<sub>16</sub>, VA<63:0>=50<sub>16</sub>

ASI\_UDB\_INTR\_W (data 2): ASI=77<sub>16</sub>, VA<63:0>=60<sub>16</sub>

Table 9-1 Outgoing Interrupt Vector Data Register Format

Bits	Field	Use	RW
<63:0>	Data	Data	W

**Data:** Interrupt data.

A write to these registers modifies the out-going interrupt dispatch data registers.

Non-privileged access to this register causes a *privileged\_action* trap.

### 9.3.2 *Interrupt Vector Dispatch*

**Name:** ASI\_UDB\_INTR\_W (interrupt dispatch) (Privileged, write-only)

ASI: 77<sub>16</sub>, VA<63:19>=0, VA<18:14>= target MID, VA<13:0>=70<sub>16</sub>

A write to this ASI triggers an interrupt vector dispatch to the target CPU residing at slot MID (Module ID) along with the contents of the three Interrupt Vector Data Registers.

A read from this ASI causes a *data\_access\_exception* trap.

Non-privileged access to this register causes a *privileged\_action* trap.

### 9.3.3 *Interrupt Vector Dispatch Status Register*

**Name:** ASI\_INTR\_DISPATCH\_STATUS (Privileged, read-only)

ASI: 48<sub>16</sub>, VA<63:0>=0

Table 9-2 Interrupt Dispatch Status Register Format

Bits	Field	Use	RW
<63:2>	<i>Reserved</i>	—	R
<1>	NACK	Set if interrupt dispatch has failed	R
<0>	BUSY	Set when there is an outstanding dispatch	R

**NACK:** Cleared at the start of every interrupt dispatch attempt; set when a dispatch has failed.

**BUSY:** Set if there is an outstanding dispatch.

The status of the outgoing interrupt can be read from ASI\_INTR\_DISPATCH\_STATUS.

Writes to this ASI cause a *data\_access\_exception* trap.

Non-privileged access to this register causes a *privileged\_action* trap.

### 9.3.4 Incoming Interrupt Vector Data<2:0>

Name: Incoming Interrupt Vector Data Registers (Privileged)

ASI\_UDB\_INTR\_R (data 0): ASI=7F<sub>16</sub>, VA<63:0>=40<sub>16</sub>

ASI\_UDB\_INTR\_R (data 1): ASI=7F<sub>16</sub>, VA<63:0>=50<sub>16</sub>

ASI\_UDB\_INTR\_R (data 2): ASI=7F<sub>16</sub>, VA<63:0>=60<sub>16</sub>

Table 9-3 Incoming Interrupt Vector Data Register Format

Bits	Field	Use	RW
<63:0>	Data	Data	R

**Data:** Interrupt data.

A read from these registers returns incoming interrupt information from the incoming interrupt receive data registers.

Non-privileged access to this register causes a *privileged\_action* trap

### 9.3.5 Interrupt Vector Receive

Name: ASI\_INTR\_RECEIVE (Privileged)

ASI: 49<sub>16</sub>, VA<63:0>=0

Table 9-4 Interrupt Receive Register Format

Bits	Field	Use	RW
<63:6>	<i>Reserved</i>	—	R
<5>	BUSY	Set when an interrupt vector is received	RW
<4:0>	MID<4:0>	MID of interrupter	R

**BUSY:** This bit is set when an interrupt vector is received.

**MID<4:0>:** Module ID of interrupter.

---

**Note:** The BUSY bit must be cleared by software writing zero.

---

The status of an incoming interrupt can be read from ASI\_INTR\_RECEIVE. The BUSY bit is cleared by writing a zero to this register.

Non-privileged access to this register causes a *privileged\_action* trap.

## 9.4 Software Interrupt (SOFTINT) Register

In order to schedule interrupt vectors for processing at a later time, each processor can send itself signals by setting bits in the SOFTINT Register.

Table 9-5 SOFTINT Register Format

Bits	Field	Use	RW
<15:1>	SOFTINT<15:1>	When set, bits<15:1> cause interrupts at levels IRL<15:1> respectively.	RW
<0>	TICK_INT	Timer interrupt	RW

**SOFTINT:** When set, bits<15:1> cause interrupts at levels IRL<15:1> respectively.

**TICK\_INT:** When TICK\_CMPR's INT\_DIS field is cleared (that is, the TICK interrupt is enabled) and the 63-bit TICK\_Compare Register's TICK\_CMPR field matches the TICK Register's counter field, the TICK\_INT field is set and a software interrupt is generated. See also Section 14.1.7, "TICK Register," on page 239 and Section 14.5.1, "Per-Processor TICK Compare Field of TICK Register," on page 249.

The SOFTINT register (ASR 16<sub>16</sub>) is used for communication from (TL > 0) Nucleus code to (T=0) kernel code. Non-privileged accesses to this register will cause a *privileged\_opcode* trap. Interrupt packets and other service requests can be scheduled in queues or mailboxes in memory by the nucleus, which then sets SOFTINT<n> to cause an interrupt at level <n>. Setting SOFTINT<n> is done via a

write to the SET\_SOFTINT register (ASR 14<sub>16</sub>) with bit  $\langle n \rangle$  corresponding to the interrupt level set. Note that the value written to the SET\_SOFTINT register is effectively ORed into the SOFTINT register. This allows the interrupt handler to set one or more bits in the SOFTINT register with a single instruction. Read accesses to the SET\_SOFTINT register cause an *illegal\_instruction* trap. Non privileged accesses to this register will cause a *privileged\_opcode* trap. When the nucleus returns, if (PSTATE.IE=1) and (PIL <  $n$ ), the processor will receive the highest priority interrupt IRL $\langle n \rangle$  of the asserted bits in SOFTINT $\langle 15:0 \rangle$ .

The processor then takes a trap for the interrupt request, the nucleus will set the return state to the interrupt handler at that PIL, and return to TL0. In this manner the nucleus can schedule services at various priorities, and process them according to their priority.

When all interrupts scheduled for service at level  $n$  have been serviced, the kernel will write to the CLEAR\_SOFTINT register (ASR 15<sub>16</sub>) with bit  $n$  set, in order to clear that interrupt. Note that the complement of the value written to the CLEAR\_SOFTINT register is effectively ANDed with the SOFTINT register. This allows the interrupt handler to clear one or more bits in the SOFTINT register with a single instruction. Read accesses to the CLEAR\_SOFTINT register cause an *illegal\_instruction* trap. Non privileged write accesses to this register will cause a *privileged\_opcode* trap.

The timer interrupt TICK\_INT is equivalent to SOFTINT $\langle 14 \rangle$  and has the same effect.

---

**Note:** To avoid a race condition between the kernel clearing an interrupt and the nucleus setting it, the kernel should reexamine the queue for any valid entries after clearing the interrupt bit.

---

Table 9-6 SOFTINT ASRs

ASR Value	ASR Name/Syntax	Access	Description
14 <sub>16</sub>	SET_SOFTINT	W	Set bit(s) in Soft Interrupt register
15 <sub>16</sub>	CLEAR_SOFTINT	W	Clear bit(s) in Soft Interrupt register
16 <sub>16</sub>	SOFTINT_REG	RW	Per-processor Soft Interrupt register



## 10.1 Overview

A reset or trap that sets PSTATE.RED (including a trap in RED\_state) will clear the LSU\_Control\_Register, including the enable bits for the I-Cache, D-Cache, I-MMU, D-MMU, and virtual and physical watchpoints.

- The default access in RED\_state is noncacheable, so the system must contain some noncacheable scratch memory.
- The D-Cache, watchpoints, and D-MMU can be enabled by software in RED\_state, but any trap that occurs will disable them again.
- The I-MMU and consequently the I-Cache are always disabled in RED\_state. This overrides the enable bits in the LSU\_Control\_Register.
- When PSTATE.RED is explicitly set by a software write, there are no side effects other than disabling the I-MMU. Software must create the appropriate state itself.
- Trap when TL=MAXTL
  - Trap to error\_state; immediately receive watchdog reset (WDR).
- A Signal Monitor (SIGM) instruction generates an SIR trap on the local processor.
  - Trap to Software-Initiated Reset
- The External Reset pin generates an XIR trap, which is used for system debug.
- The caches continue to snoop and maintain coherence if DVMA or other processors are still issuing cacheable accesses.
- Reset priorities from highest to lowest are: POR, XIR, WDR, SIR. See the following sections for explanations of each reset.

---

**Note:** Exiting RED\_state by writing 0 to PSTATE.RED in the delay slot of a JMPL is not recommended. A noncacheable instruction prefetch may be made to the JMPL target, which may be in a cacheable memory area. This may result in a bus error on some systems, which will cause an *instruction\_access\_error* trap. The trap can be masked by setting the NCEEN bit in the ESTATE\_ERR\_EN Register to zero, but this will mask all non-correctable error checking. Exiting RED\_state with DONE or RETRY will avoid this problem.

---

---

**Note:** While in RED\_state, the Return Address Stack (RAS) is still active, and instruction fetches following JMPL, RETURN, DONE, or RETRY instructions will use the address from the top of the RAS. Unless it is re-initialized with a series of CALLs, the RAS will contain virtual addresses obtained prior to entry into RED\_state. When these are passed through the now disabled I-MMU, invalid addresses may result. If such accesses cannot be tolerated, software should fill the RAS with valid addresses using CALL instructions before using a JMPL, RETURN, DONE, or RETRY instruction in RED\_state. Note that the RAS is cleared after Power-on Reset. Section 16.2.10, "Return Address Stack (RAS)," on page 272 discusses the RAS in detail. The following code fragment fills the RAS with valid addresses:

```
        mov    %o7,%g1
        set   4,%g2
1:     call  2f
        subcc %g2,1,%g2
2:     bnz  1b
        mov  %g1,%o7
```

---

### 10.1.1 Power-on Reset (POR) and Initialization

A Power-on Reset occurs when the POR pin is activated and stays asserted until the CPU is within its specified operating range. When the POR pin is active, all other resets and traps are ignored. Power-on Reset has a trap type of 001<sub>16</sub> at physical address offset 20<sub>16</sub>. Any pending external transactions are cancelled.

After a Power-on Reset, software must initialize values specified as "unknown" in Section 10.3, "Machine State after Reset and in RED\_state. In particular, the Valid and LRU bits in the I-Cache (Section A.7, "I-Cache Diagnostic Accesses"), the Valid bits in the D-Cache (Section A.8, "D-Cache Diagnostic Accesses") and all E-Cache tags and data (Section A.9, "E-Cache Diagnostics Accesses") must be cleared before enabling the caches. The iTLB and dTLB also must be initialized as described in Section 6.7, "MMU Behavior During Reset, MMU Disable, and RED\_state."

---

**Note:** Each register must be initialized before it is used. For example, CWP must be initialized before accessing any windowed registers, since the CWP register selects which register window to access. Failure to properly initialize registers or state prior to use may result in unpredicted or incorrect results.

---

### 10.1.2 Externally Initiated Reset (XIR)

An Externally Initiated Reset is sent to the CPU via the XIR pin; it causes a SPARC-V9 XIR, which has a trap type of  $003_{16}$  at physical address offset  $60_{16}$ . It has higher priority than all other resets except POR.

### 10.1.3 Software-Initiated Reset (SIR)

A Software-Initiated Reset is initiated by a SIR instruction within any processor. This per-processor reset has a trap type of  $004_{16}$  at physical address offset  $80_{16}$ . This reset affects only one processor, not the entire system.

### 10.1.4 Watchdog Reset (WDR) and error\_state

A SPARC-V9 processor enters error\_state when a trap occurs and  $TL = MAXTL$ . The processor signals itself internally to take a *watchdog\_reset* (WDR) trap at physical address offset  $40_{16}$ . This reset affects only one processor, rather than the entire system. CWP updates due to window traps that cause watchdog traps are the same as the no watchdog trap case.

## 10.2 RED\_state Trap Vector

When a SPARC-V9 processor processes a reset or trap that enters RED\_state, it takes a trap at an offset relative to the RED\_state\_trap\_ vector base address (RSTVaddr); in UltraSPARC this is at virtual address  $FFFF\ FFFF\ F000\ 0000_{16}$ , which passes through to physical address  $1FF\ F000\ 0000_{16}$ .

## 10.3 Machine State after Reset and in RED\_state

Table 10-1 on page 172 shows the machine state created as a result of any reset, or after entering RED\_state.

Table 10-1 Machine State After Reset and in RED\_state

Name		Fields	POR	WDR	XIR	SIR	RED_state <sup>†</sup>
Integer registers			Unknown	Unchanged			
Floating Point registers			Unknown	Unchanged			
RSTV value			VA=FFFF FFFF F000 0000 <sub>16</sub> ; PA=1FF F000 0000 <sub>16</sub>				
PC		RSTV   20 <sub>16</sub>	RSTV   40 <sub>16</sub>	RSTV   60 <sub>16</sub>	RSTV   80 <sub>16</sub>	RSTV   A0 <sub>16</sub>	
nPC		RSTV   24 <sub>16</sub>	RSTV   44 <sub>16</sub>	RSTV   64 <sub>16</sub>	RSTV   84 <sub>16</sub>	RSTV   A4 <sub>16</sub>	
PSTATE	MM RED PEF AM PRIV IE AG CLE TLE IG MG		0 (TSO) 1 (RED_state) 1 (FPU on) 0 (Full 64-bit address) 1 (Privileged mode) 0 (Disable interrupts) 1 (Alternate globals selected) 0 (current little endian) 0 (trap little endian) 0 (Interrupt globals not selected) 0 (MMU globals not selected)				
TBA<63:15>			Unknown	Unchanged			
Y			Unknown	Unchanged			
PIL			Unknown	Unchanged			
CWP			Unknown	Unchanged except for register window traps			
TT[TL]			1	trap type	3	4	trap type
CCR			Unknown	Unchanged			
ASI			Unknown	Unchanged			
TL			MAXTL	min(TL+1, MAXTL)			
TPC[TL]			Unknown	PC	PC	PC	PC
TNPC[TL]			Unknown	nPC	Unknown	nPC	nPC
TSTATE	CCR ASI PSTATE CWP PC nPC		Unknown Unknown Unknown Unknown Unknown Unknown	CCR ASI PSTATE CWP PC nPC			
TICK	NPT counter		1 Restart at 0	Unchanged count	Unchanged Restart at 0	Unchanged count	
CANSAVE			Unknown	Unchanged			
CANRESTORE			Unknown	Unchanged			
OTHERWIN			Unknown	Unchanged			
CLEANWIN			Unknown	Unchanged			
WSTATE	OTHER NORMAL		Unknown Unknown	Unchanged Unchanged			
VER	MANUF IMPL MASK MAXTL MAXWIN		0017 <sub>16</sub> UltraSPARC-I=0010 <sub>16</sub> UltraSPARC-II=0011 <sub>16</sub> mask-dependent 5 7				
FSR	all		0	Unchanged			
FPRS	all		Unknown	Unchanged			

Table 10-1 Machine State After Reset and in RED\_state (Continued)

Name	Fields	POR	WDR	XIR	SIR	RED_state <sup>‡</sup>
<b>Non-SPARC-V9 ASRs</b>						
SOFTINT		<i>Unknown</i>				<i>Unchanged</i>
TICK_COMPARE	INT_DIS TICK_CMPR	1 (off) <i>Unknown</i>				<i>Unchanged</i> <i>Unchanged</i>
PERF_CONTROL	S1 S0 UT (trace user) ST (trace system) PRIV (priv access)	<i>Unknown</i> <i>Unknown</i> <i>Unknown</i> <i>Unknown</i> <i>Unknown</i>				<i>Unchanged</i> <i>Unchanged</i> <i>Unchanged</i> <i>Unchanged</i> <i>Unchanged</i>
PERF_COUNTER		<i>Unknown</i>				<i>Unchanged</i>
GSR		<i>Unknown</i>				<i>Unchanged</i>
<b>Non-SPARC-V9 ASIs</b>						
UPA_PORT_ID *	FC ECC_VALID ONERead PINT_RDQ PREQ_DQ PREQ_RQ UPACAP ID				FC <sub>16</sub> 0 1 1 0 1 1B <sub>16</sub> TBD	
UPA_CONFIG	MCAP <sup>Ⓢ</sup> CLK_MODE <sup>Ⓢ</sup> ES <sup>Ⓢ</sup> ELIM <sup>Ⓢ</sup> WB <sup>Ⓢ</sup> (N-1 Wrtbk) SCIQ0 <sup>Ⓢ</sup> (N-1 class 0) BST (N-1 blk store) NCST (N-1 ncache st) SCIQ1 (N-1 Class 1) MID PINT_RDQ PREQ_DQ PREQ_RQ UPACAP	<i>impl.-dep.</i> <i>impl.-dep.</i> <i>impl.-dep.</i> 0 0 0 0 0 0 slot ID 1 0 1 1B <sub>16</sub>				<i>Unchanged</i> <i>Unchanged</i> <i>Unchanged</i> <i>Unchanged</i> <i>Unchanged</i> <i>Unchanged</i> <i>Unchanged</i> <i>Unchanged</i> <i>Unchanged</i> slot ID 1 0 1 1B <sub>16</sub>
LSU_CONTROL	all	0 (off)				0 (off)
VA_WATCHPOINT		<i>Unknown</i>				<i>Unchanged</i>
PA_WATCHPOINT		<i>Unknown</i>				<i>Unchanged</i>
I- & D-MMU_SFSR,	ASI FT E CTXT PRIV W OW (overwrite) FV (SFSR valid)	<i>Unknown</i> <i>Unknown</i> <i>Unknown</i> <i>Unknown</i> <i>Unknown</i> <i>Unknown</i> <i>Unknown</i> 0				<i>Unchanged</i> <i>Unchanged</i> <i>Unchanged</i> <i>Unchanged</i> <i>Unchanged</i> <i>Unchanged</i> <i>Unchanged</i> <i>Unchanged</i>
D-MMU_SFAR		<i>Unknown</i>				<i>Unchanged</i>
UDBH_ERR, UDBL_ERR	UE CE E_SYNDR	<i>Unknown</i> <i>Unknown</i> <i>Unknown</i>				<i>Unchanged</i> <i>Unchanged</i> <i>Unchanged</i>
UDBH_CONTROL, UDBL_CONTROL	FMODE FCBV	<i>Unknown</i> <i>Unknown</i>				<i>Unchanged</i> <i>Unchanged</i>

Table 10-1 Machine State After Reset and in RED\_state (Continued)

Name	Fields	POR	WDR	XIR	SIR	RED_state <sup>‡</sup>
INTR_DISPATCH	NACK	<i>Unknown</i> 0				<i>Unchanged</i>
	BUSY					
INTR_RECEIVE	BUSY	0				<i>Unchanged</i>
	MID	<i>Unknown</i>				<i>Unchanged</i>
ESTATE_ERR_EN	ISAPEN	0 (off)				<i>Unchanged</i>
	(sys addr err)					
	NCEEN (non CE)	0 (off)				<i>Unchanged</i>
	CEEN (CE)	0 (off)				<i>Unchanged</i>
AFAR	PA	<i>Unknown</i>				<i>Unchanged</i>
AFSR	all	<i>Unchanged</i> <sup>†</sup>				<i>Unchanged</i>

Other UltraSPARC Specific States

Processor and E-Cache tags and data		<i>Unknown</i>	<i>Unchanged</i>			
Cache snooping		Enabled				
Instruction Buffers		Empty				
Load/Store Buffers, all outstanding accesses		Empty	<i>Unchanged</i>			Empty
iTLB, dTLB	Mappings	<i>Unknown</i>	<i>Unchanged</i>			
	E-bit (side-effect)	1	1			
	NC-bit (noncache-able)	1	1			
RAS	all	RSTV   20 <sub>16</sub>	<i>Unchanged</i>			

\* This register is read-only from the system.

<sup>‡</sup> Processor states are updated according to this table only when RED\_state is entered on a reset or trap. If software explicitly sets PSTATE.RED to 1, it must create the appropriate states itself.

<sup>†</sup> If power has been cycled, the state of AFSR is *unknown*; otherwise, it is *unchanged*.

● This field or register is not present in UltraSPARC-I.

## 11.1 Overview

UltraSPARC provides error checking for all memory access paths between the CPU, E-Cache, UltraSPARC Data Buffer (UDB), and system bus. Errors are reported as system fatal errors, deferred traps, or disrupting traps. System fatal errors are reported when the system must be reset before continuing. Deferred traps are reported for non-recoverable failures requiring immediate attention, but not system reset. Disrupting traps are reported for errors that may need logging, but do not otherwise affect processor execution.

Error information is logged in the Asynchronous Fault Address Register, Asynchronous Fault Status Register and the UDB Error Register (see Section 11.3.3, “Asynchronous Fault Address Register,” on page 182, Section 11.3.2, “Asynchronous Fault Status Register,” on page 180, and Section 11.3.4, “UltraSPARC Data Buffer (UDB) Error Register,” on page 184). Errors are logged even if their corresponding traps are disabled.

### 11.1.1 System Fatal Errors

When an E-Cache tag parity or system address parity error occurs, system coherency has been lost and the system should be reset. When these errors occur and the corresponding error trap is enabled in the E-Cache Error Enable Register (see Section 11.3.1, “E-Cache Error Enable Register,” on page 179), a P\_REPLY of type P\_FERR is generated to the UPA. The system should generate a Power-on Reset to all processors.

Since the AFSR is not reset by power on reset, error logging information is preserved. Software can examine system registers to determine that reset was due to a P\_FERR, and which node generated it. The appropriate AFSR can be read to determine the cause of the P\_FERR. During a real power on (indicated by the reset registers), software should clear AFSR to avoid false errors.

### 11.1.2 Deferred Errors

Deferred errors may corrupt the processor state, and are normally unrecoverable. Such errors lead to termination of the currently executing process or result in a system reset if system state has been corrupted. Error logging information allows software to determine if system state has been corrupted.

A MEMBAR #Sync instruction provides an error barrier for deferred errors. It ensures that deferred errors from earlier accesses will not be reported after the membar. A MEMBAR #Sync should be used during context switching to provide error isolation between processes.

---

**Note:** After a deferred trap, the contents of TPC and TNPC are undefined (except for the special peek sequence described below). Generally, they *do not* contain the oldest non-executed instruction and its next PC. As a result, execution cannot normally be resumed from the point that the trap is taken. Instruction access errors are reported before executing the instruction that caused the error, but TPC does not necessarily point to the corrupted instruction. Errors due to fetching user code after a DONE/RETRY are always reported after the DONE or RETRY. This guarantees that system code will not be aborted by a user mode instruction access.

---

When a deferred error occurs and the corresponding error trap is enabled in the E-Cache Error Enable Register (see Section 11.3.1, “E-Cache Error Enable Register,” on page 179), an *instruction\_access\_error* or *data\_access\_error* trap is generated. Deferred errors include:

- Data parity error during access from E-Cache or UDB, excluding writeback or copyback.
- Uncorrectable ECC error in memory access or interrupt vector. Uncorrectable ECC errors on cache fills will be reported for any ECC error in the cache block, not just the referenced word.
- Time-out or bus error during a read access from the system bus. Intentional peeks and pokes to test presence and operation of devices are recoverable only if performed as follows. The access should be preceded and followed by MEMBAR #Sync instructions. The destination register of the access may be

destroyed, but no other state will be corrupted. If TPC is pointing to the MEMBAR #Sync following the access, then the *data\_access\_error* trap handler knows that a recoverable error has occurred and resumes execution after setting a status flag. The trap handler must set TNPC to TPC + 4 before resuming, because the contents of TNPC are otherwise undefined.

When a deferred error occurs, trap handler execution is delayed until all outstanding accesses are completed. This delay avoids entering RED\_state due to multiple errors. Any subsequent errors detected during this waiting period will be properly logged. Errors that occur after the trap handler begins will be due to an access from inside the trap handler. The instruction and data caches are disabled by clearing the IC and DC bits in the LSU\_Control\_Register. This is because corrupted data may be placed in the cache if the access was cacheable. The caches must be reenabled by software after flushing to remove the corrupted data. In case of an instruction error, the instruction returned to the CPU is marked for termination (to be aborted). This means that a bad instruction will not create programmer-visible side-effects.

The following is a possible sequence for handling deferred errors. Within the trap handler,

1. Log the error(s).
2. Reset the error logging bits in AFSR and UDB error registers if needed. Perform a MEMBAR #Sync to complete internal ASI stores.
3. If AFSR.PRIV is set and not performing an intentional peek/poke, panic; otherwise, try to continue.
4. Displacement flush the entire E-Cache. This will remove corrupted data from I-, D-, and E-Caches. This step is not necessary for known non-cacheable accesses.
5. Reenable I- and D-Caches by setting the IC and DC bits of the LSU\_Control\_Register. Perform a MEMBAR #Sync to complete internal ASI stores.
6. Abort the current process.
7. If uncorrectable ECC error, and no other processes share the data, perform a block store to the block address in AFAR to reset ECC. Perform a MEMBAR #Sync to complete the block store.
8. Resume execution.

### 11.1.3 Disrupting Errors

Disrupting errors are due to Single-Bit ECC Errors (which are corrected by the hardware) and E-Cache data parity errors during write back. Disrupting errors should be handled by logging the error and resuming execution.

Recoverable ECC errors result from detection of a single-bit ECC error during a system transaction. Memory read errors are logged in the Asynchronous Fault Status Register (and possibly Asynchronous Fault Address Register). If the Correctable\_Error (CEEN) trap is enabled in the E-Cache Error Enable Register, a *corrected\_ECC\_error* trap is generated. This is trap type TT=63<sub>16</sub> and priority 33.

E-Cache data parity errors are discussed in Section 11.2.3, “E-Cache Data Parity Error,” on page 178. An E-Cache data parity error during writeback is recoverable because the processor is not reading the affected data. As a result, UltraSPARC will take a disrupting *data\_access\_error* trap with priority 33 instead of a deferred trap. This avoids panics when the system displaces corrupted user data from the cache.

---

**Note:** To prevent multiple traps from the same error, software should not reenable interrupts until after the disrupting error status bit in AFSR is cleared.

---

## 11.2 Memory Errors

### 11.2.1 Module Parity Errors

Byte parity is generated and checked for all transfers between the UltraSPARC and its external E-Cache and system data path. Both address tag and data are protected.

### 11.2.2 E-Cache Tag Parity Error

Tag parity errors from internal or snoop transactions will cause a system fatal error as described in Section 11.1.1, “System Fatal Errors,” on page 175.

### 11.2.3 E-Cache Data Parity Error

An E-Cache data parity error detected during an instruction access causes an *instruction\_access\_error* deferred trap. An E-Cache parity error detected during a data read access causes a *data\_access\_error* deferred trap. When multiple errors occur, the trap type corresponds to the first detected error.

If an E-Cache data parity error occurs while snooping, a bad ECC error is generated and sent to the requester. This causes an *instruction\_access\_error* or *data\_access\_error* trap at the master that requested the data. The slave processor logs error information that can be read by the master during error handling. The processor being snooped is not interrupted by this error condition.

If an E-Cache data parity error occurs during a write-back, uncorrectable ECC is generated and sent to memory to prevent further use of the corrupted data. The error information is logged in the AFSR and a disrupting *data\_access\_error* trap is generated. Software should log the writeback error so that a subsequent uncorrectable ECC error can be correlated back to the cache parity error.

### 11.2.4 System ECC Error

UltraSPARC supports ECC generation and checking for all accesses to and from the system bus. Correctable errors are fixed and the data transfer continues. Uncorrectable errors have bad parity forced before installing in the E-Cache. This prevents using the bad data, or having the bad data written back to memory with good ECC bits. Uncorrectable ECC errors on cache fills will be reported for any ECC error in the cache block, not just the referenced word.

An Uncorrectable error detected during an instruction access causes an *instruction\_access\_error* deferred trap. An uncorrectable error detected during a data access causes a *data\_access\_error* deferred trap. When multiple errors occur, the trap type corresponds to the first detected error.

An uncorrectable ECC error during an interrupt vector transmission is not reported to the issuing processor. When the interrupt-data is read by the destination processor, a *data\_access\_error* trap is generated.

## 11.3 Memory Error Registers

---

**Note:** MEMBAR #Sync is generally needed after stores to error ASI registers. See Section 5.3.8, “Instruction Prefetch to Side-Effect Locations,” on page 38.

---

### 11.3.1 E-Cache Error Enable Register

Refer to Table 10-1, “Machine State After Reset and in RED\_state,” on page 172 for the state of this register after reset.

**Name:** ASI\_ESTATE\_ERROR\_EN\_REG

ASI=4B<sub>16</sub>, VA<63:0>=0<sub>16</sub>

Table 11-1 E-Cache Error Enable Register Format

Bits	Field	Use	RW
<63:3>	<i>Reserved</i>	—	R
<2>	ISAPEN	Trap on system address parity error	RW
<1>	NCEEN	Trap on TO, BERR, LDP, ETP, EDP, WP, UE, IVUE	RW
<0>	CEEN	Trap on correctable memory read error	RW

**ISAPEN:** If set, an address parity error on an incoming UPA transaction causes a *system fatal error*; otherwise, the error is logged and ignored.

**NCEEN:** If set, an uncorrectable error, time-out, bus error, UDB, or E-Cache data parity error causes an *{instruction, data}\_access\_error* trap and an E-Cache tag parity error causes a system fatal error; otherwise, the error is logged in the AFSR and ignored.

**CEEN:** If set, a correctable error detected during a memory read access causes a *correctable\_ECC\_error* disrupting trap; otherwise, the error is logged in the AFSR and ignored. Correctable ECC errors on interrupt vector transmission are not logged or reported.

### 11.3.2 Asynchronous Fault Status Register

The Asynchronous Fault Status Register (AFSR) logs all errors that have occurred since its fields are last cleared. The AFSR is updated according to the policy described in Table 11-6, “Error Detection and Reporting in AFAR and AFSR,” on page 183.

The AFSR is logically divided into four fields:

- Bit <32>, the accumulating multiple-error (ME) bit, is set when multiple errors with the same sticky error bit have occurred except for correctable errors. Multiple errors of different types are indicated by setting more than one of the sticky error bits.
- Bit <31>, the accumulating privilege-error (PRIV), is set when an error occurs from an access generated by code executing with `PSTATE.PRIV = 1`. If this bit is set, system state has been corrupted.
- Bits <30:20> are sticky error bits that record the most recently detected errors. These sticky bits accumulate errors that have been detected since the last write to clear this register.

- Bits <19:16> and <15:0> contain the tag and data parity syndromes respectively. Syndrome bits are endian-neutral, that is, bit 0 corresponds to bits<7:0> of the E-Cache data bus (that is, bytes whose least significant four address bits are F<sub>16</sub>). The syndrome fields have the status of the first occurrence of the highest priority error related to that field. If no status bit is set corresponding to that field, the contents of the syndrome field will be zero.

The AFSR must be cleared by software explicitly; it is *not* cleared automatically during a read. Writes to the AFSR sticky bits (<32:20>) with particular bits set will clear the corresponding bits in the AFSR. Bits associated with disrupting traps must be cleared before reenabling interrupts to prevent multiple traps for the same error. Writes to the AFSR sticky bits with particular bits clear will not affect the corresponding bits in the AFSR. If software attempts to clear error bits at the same time as an error occurs, the clear will be performed before logging the new error status. The syndrome field is read only and writes to this field are ignored.

Refer to Table 10-1, “Machine State After Reset and in RED\_state,” on page 172 for the state of this register after reset.

**Name:** ASI\_ASYNC\_FAULT\_STATUS

ASI=4C<sub>16</sub>, VA<63:0>=0<sub>16</sub>

Table 11-2 Asynchronous Fault Status Register

Bits	Field	Use	RW
<63:33>	Reserved	—	R
<32>	ME	Multiple Error of same type occurred	RW
<31>	PRIV	Privileged code access error(s) has occurred	RW
<30>	ISAP	System Address Parity error on incoming address	RW
<29>	ETP	Parity error in E-Cache Tag SRAM	RW
<28>	IVUE	Interrupt Vector Uncorrectable error	RW
<27>	TO	Time-Out from system bus	RW
<26>	BERR	Bus Error from system Bus	RW
<25>	LDP	Data Parity error from UDB-generated data (noncacheable access or cache fill)	RW
<24>	CP	Copy-out (intervention) Parity error	RW
<23>	WP	Data parity error from E-Cache SRAMs for Write-back (victim)	RW
<22>	EDP	Data parity error from E-Cache SRAMs	RW
<21>	UE	Uncorrectable ECC error (E_SYND in UDB)	RW
<20>	CE	Correctable memory read ECC error (E_SYND in UDB)	RW
<19:16>	ETS	E-Cache Tag parity Syndrome	R
<15:0>	P_SYND	Parity Syndrome	R

Table 11-3 E-Cache Data Parity Syndrome Bit Orderings

Byte Address	E- Cache Data Bus Bits	Syndrome Bit
F <sub>16</sub>	<7:0>	0
E <sub>16</sub>	<15:8>	1
D <sub>16</sub>	<23:16>	2
C <sub>16</sub>	<31:24>	3
B <sub>16</sub>	<39:32>	4
A <sub>16</sub>	<47:40>	5
9 <sub>16</sub>	<55:48>	6
8 <sub>16</sub>	<63:56>	7
7 <sub>16</sub>	<71:64>	8
6 <sub>16</sub>	<79:72>	9
5 <sub>16</sub>	<87:80>	10
4 <sub>16</sub>	<95:88>	11
3 <sub>16</sub>	<103:96>	12
2 <sub>16</sub>	<111:104>	13
1 <sub>16</sub>	<119:112>	14
0 <sub>16</sub>	<127:120>	15

Table 11-4 E-Cache Tag Parity Syndrome Bit Orderings

E-Cache Tag Bus Bits	Syndrome Bit
<7:0>	0
<15:8>	1
<21:16>	2
<24:22>	3

### 11.3.3 Asynchronous Fault Address Register

This register is valid when one of the Asynchronous Fault Status Register (AFSR) error status bits that capture address is set (correctable or uncorrectable memory ECC error, bus time-out or bus error). The address corresponds to the first occurrence of the highest priority error in AFSR that captures address (see Section 11.5.1, "AFAR Overwrite Policy," on page 185). Address capture is reenabled by clearing all corresponding error bits in AFSR. If software attempts to write to these bits at the same time as an error that captures address occurs, the error address will be stored.

Refer to Table 10-1, “Machine State After Reset and in RED\_state,” on page 172 for the state of this register after reset.

**Name:** ASI\_ASYNC\_FAULT\_ADDRESS

ASI=4D<sub>16</sub>, VA<63:0>=0<sub>16</sub>

Table 11-5 Asynchronous Fault Address Register

Bits	Field	Use	RW
<63:41>	Reserved	—	R
<40:4>	PA<40:4>	Physical address of faulting transaction	RW
<3:0>	Reserved	—	R

**PA:** Address information for the most recently captured error.

Table 11-6 Error Detection and Reporting in AFAR and AFSR

Error Type	PA	SYNDROME <sup>5</sup>	Trap	PRIV Captured?	Trap Type <sup>6</sup>	Updated Status	SW Cache Flush
Uncorrectable ECC	Y	E_SYND	Deferred	Y	I, D	UE	Yes if cacheable
Correctable ECC	Y	E_SYND	Disrupting	N	C	CE	No
E-Cache parity: SF LD/Fetch	N <sup>1</sup>	P_SYND	Deferred	Y	I, D	EDP	Yes
E-Cache parity: <sup>2</sup> UDB writeback	N <sup>1</sup>	P_SYND	Disrupting	N	D	WP	No
E-Cache parity: <sup>3</sup> UDB copyout	N <sup>1</sup>	P_SYND	— <sup>3</sup>	N	—	CP	No
UltraSPARC → UDB <sup>4</sup>	no logging or report						
UDB → SF	N <sup>1</sup>	P_SYND	Deferred	Y	I, D	LDP	Yes if cacheable
Bus Error	Y	—	Deferred	Y	I, D	BERR	Yes if cacheable
Time-out	Y	—	Deferred	Y	I, D	TO	Yes if cacheable
IV with UE	N	—	Deferred	Y	D	IVUE	No
Tag parity	N	ETS	fatal error	N	POR from system	ETP	power on clear
Incoming SAP	N	—	fatal error	N	POR from system	ISAP	power on clear

<sup>1</sup> No address information captured.

<sup>2</sup> Writeback and copyout are also known as victimization and coherent intervention respectively.

<sup>3</sup> On copyout, the sender logs the error but does not trap; the requester gets an UE error. Software will cross-call other masters and check for the origination of the error by checking the CP bit of the other AFSR registers.

<sup>4</sup> UltraSPARC's UDB corrupts the ECC for data with bad parity from UltraSPARC.

<sup>5</sup> E\_SYND = “ECC syndrome”; P\_SYND = “parity syndrome”; ETS = “E-Cache Tag Parity Syndrome.”

<sup>6</sup> I = *instruction\_access\_error* trap; D = *data\_access\_error* trap; C = *corrected\_ECC\_error* trap; POR = Power-on Reset trap.

### 11.3.4 UltraSPARC Data Buffer (UDB) Error Register

For implementation efficiency, the UltraSPARC Data Buffer (UDB) error and control registers are physically separated into upper half and lower half registers. Separate ASIs are used for reading ( $7F_{16}$ ) and writing ( $77_{16}$ ) the UDB registers. Software should check the status of each register when an ECC error is reported.

If software attempts to clear these bits at the same time that an error occurs, the appropriate error bit will be set to avoid losing error information.

**Name:** ASI\_UDBH\_ERROR\_REG\_WRITE

ASI= $77_{16}$ , VA<63:0>= $0_{16}$

**Name:** ASI\_UDBH\_ERROR\_REG\_READ

ASI= $7F_{16}$ , VA<63:0>= $0_{16}$

**Name:** ASI\_UDBL\_ERROR\_REG\_WRITE

ASI= $77_{16}$ , VA<63:0>= $18_{16}$

**Name:** ASI\_UDBL\_ERROR\_REG\_READ

ASI= $7F_{16}$ , VA<63:0>= $18_{16}$

Table 11-7 UDB Error Register Format

Bits	Field	Use	RW
<63:10>	<i>Reserved</i>	—	R
<9>	UE	If set, UE has occurred	RW
<8>	CE	If set, CE has occurred	RW
<7:0>	E_SYNDR	ECC syndrome from system	R

**E\_SYNDR:** ECC syndrome for correctable errors from system. In case of multiple outstanding errors, only the first is recorded.

Bits <9:8> are sticky error bits that record the most recently detected errors. These bits accumulate errors that have been detected since the last write to clear to this register. The UDB error registers are *not* cleared automatically during a read. Writes to this register with bits eight or nine set will clear the corresponding bits in the error register. Writes to the error register with particular bits clear will not affect the corresponding bits in the error register. The syndrome field is read only and writes to this field are ignored.

---

**Note:** A recorded correctable error may be overwritten by an uncorrectable error.

---

## 11.4 UltraSPARC Data Buffer (UDB) Control Register

**Name:** ASI\_UDBH\_CONTROL\_REG\_WRITE  
 ASI=77<sub>16</sub>, VA<63:0>=20<sub>16</sub>

**Name:** ASI\_UDBH\_CONTROL\_REG\_READ  
 ASI=7F<sub>16</sub>, VA<63:0>=20<sub>16</sub>

**Name:** ASI\_UDBL\_CONTROL\_REG\_WRITE  
 ASI=77<sub>16</sub>, VA<63:0>=38<sub>16</sub>

**Name:** ASI\_UDBL\_CONTROL\_REG\_READ  
 ASI=7F<sub>16</sub>, VA<63:0>=38<sub>16</sub>

Table 11-8 UDB Error Register Format

Bits	Field	Use	RW
<63:13>	<i>Reserved</i>	—	R
<12:9>	VERSION	UDB version number	R
<8>	F_MODE	Force ECC error	RW
<7:0>	FCBV	Force check bit vector	RW

**VERSION:** 4-bit mask set revision number for the selected UDB chip.

**F\_MODE:** If set, the contents of the FCBV field are sent with the out-going transaction, instead of the generated ECC.

**FCBV:** Force check bit vector.

## 11.5 Overwrite Policy

This section describes the overwrite policy for error bits when multiple error conditions have occurred. Errors are captured in the order that they are detected, not necessarily in program order.

If an error occurs at the same time as error bits are cleared by software, then the overwrite control will include the effect of the software clear. For example, if ETP was set (which blocks E-Cache tag syndrome updates) and software clears the ETP bit at the same time as an E-Cache tag parity error occurs, the E-Cache tag syndrome will be updated.

### 11.5.1 AFAR Overwrite Policy

Priority for AFAR updates: UE > CE > {TO, BE}

The physical address of the first error within a class (UE, CE, {TO, BE}) is captured in the AFAR until the associated error status bit is cleared in AFSR, or an error from a higher priority class occurs. A CE error overwrites prior TO or BE errors. A UE error overwrites prior CE, TO and BE errors.

### ***11.5.2 AFSR Parity Syndrome (P\_SYND) Overwrite Policy***

Parity information for the first occurrence of any error is captured in the P\_SYND field of the AFSR. Error logging is re-enabled by clearing the EDP, CP, WP and LDP fields. Any set bits in these fields inhibit update to the P\_SYND field.

### ***11.5.3 AFSR E-Cache Tag Parity (ETS) Overwrite Policy***

Parity information for the first occurrence of any error is captured in the ETS field of the AFSR register. Error logging in this field can be re-enabled by clearing the ETP field.

### ***11.5.4 UDB ECC Syndrome (E\_SYND) Overwrite Policy***

Priority for E\_SYND updates: UE > CE

The ECC syndrome of the first error within a class (UE, CE) is captured in the E\_SYND field of the UDB Error Register until the associated error status bit is cleared in the UDB error register, or an error from a higher priority class occurs. A UE error overwrites prior CE errors. Note that each slice of the UDB captures and inhibits independently the updates to its corresponding E\_SYND fields.

## *Section III — UltraSPARC and SPARC-V9*

---

12. Instruction Set Summary .....	189
13. UltraSPARC Extended Instructions .....	195
14. Implementation Dependencies .....	235
15. SPARC-V9 Memory Models .....	255



The UltraSPARC CPU implements both the standard SPARC-V9 instruction set and a number of implementation-dependent extended instructions. Standard SPARC-V9 instructions are documented in *The SPARC Architecture Manual, Version 9*. UltraSPARC extended instructions are documented in Chapter 13, “UltraSPARC Extended Instructions.”

Table 12-1 lists the complete UltraSPARC instruction set. A check (✓) in the “Ext” column indicates that the instruction is an UltraSPARC extension; the absence of a check indicates a SPARC-V9 core instruction. The “Ref” column lists the section number that contains the instruction documentation. SPARC-V9 core instructions are documented in *The SPARC Architecture Manual, Version 9*; UltraSPARC extensions are documented in this manual.

---

**Note:** The first printing of *The SPARC Architecture Manual, Version 9* contains two sections numbered A.31; the subsequent sections in Appendix A are misnumbered. For convenience, Table 12-1 on page 190 of this manual follows this incorrect numbering scheme. When *The SPARC Architecture Manual, Version 9* is corrected, Table 12-1 will be changed to match the correct numbering.

---

Table 12-1 Complete UltraSPARC Instruction Set

Opcode	Description	Ext	Ref
ADD (ADDcc)	Add (and modify condition codes)		A.2
ADDC (ADDCcc)	Add with carry (and modify condition codes)		A.2
ALIGNADDRESS	Calculate address for misaligned data access	✓	13.5.5
ALIGNADDRESSL	Calculate address for misaligned data access (little-endian)	✓	13.5.5
AND (ANDcc)	And (and modify condition codes)		A.31
ANDN (ANDNcc)	And not (and modify condition codes)		A.31
ARRAY{8,16,32}	3-D address to blocked byte address conversion	✓	13.5.10
Bicc	Branch on integer condition codes		A.6
BLD	64-byte block load	✓	13.6.4
BPcc	Branch on integer condition codes with prediction		A.7
BPr	Branch on contents of integer register with prediction		A.3
BST	64-byte block store	✓	13.6.4
CALL	Call and link		A.8
CASA	Compare and swap word in alternate space		A.9
CASXA	Compare and swap doubleword in alternate space		A.9
DONE	Return from trap		A.11
EDGE{8,16,32}{L}	Edge boundary processing {little-endian}	✓	13.5.8
FABS(s,d,q)	Floating-point absolute value		A.17
FADD(s,d,q)	Floating-point add		A.12
FALIGNDATA	Perform data alignment for misaligned data	✓	13.5.5
FANDNOT1{s}	Negated src1 AND src2 (single precision)	✓	13.5.6
FANDNOT2{s}	src1 AND negated src2 (single precision)	✓	13.5.6
FAND{s}	Logical AND (single precision)		13.5.6
FBPfcc	Branch on floating-point condition codes with prediction		A.5
FBfcc	Branch on floating-point condition codes		A.4
FCMP(s,d,q)	Floating-point compare		A.13
FCMPE(s,d,q)	Floating-point compare (exception if unordered)		A.13
FCMPEQ{16,32}	Four 16-bit/two 32-bit compare; set integer dest if src1 = src2	✓	13.5.7
FCMPGT{16,32}	Four 16-bit/two 32-bit compare; set integer dest if src1 > src2	✓	13.5.7
FCMPLE{16,32}	Four 16-bit/two 32-bit compare; set integer dest if src1 <= src2	✓	13.5.7
FCMPNE{16,32}	Four 16-bit/two 32-bit compare; set integer dest if src1 != src2	✓	13.5.7
FDIV(s,d,q)	Floating-point divide		A.18
FdMULq	Floating-point multiply double to quad		A.18
FEXPAND	Four 8-bit to 16-bit expand	✓	13.5.3
FiTO(s,d,q)	Convert integer to floating-point		A.16
FLUSH	Flush instruction memory		A.20
FLUSHW	Flush register windows		A.21
FMOV(s,d,q)	Floating-point move		A.17
FMOV(s,d,q)cc	Move floating-point register if condition is satisfied		A.32
FMOV(s,d,q)r	Move floating-point register if integer register contents satisfy condition		A.33

Table 12-1 Complete UltraSPARC Instruction Set (Continued)

Opcode	Description	Ext	Ref
FMUL(s,d,q)	Floating-point multiply		A.18
FMUL8SUx16	Signed upper 8- × 16-bit partitioned product of corresponding components	✓	13.5.4
FMUL8ULx16	Unsigned lower 8- × 16-bit partitioned product of corresponding components	✓	13.5.4
FMUL8x16	8- × 16-bit partitioned product of corresponding components	✓	13.5.4
FMUL8x16AL	8- × 16-bit lower $\alpha$ partitioned product of 4 components	✓	13.5.4
FMUL8x16AU	8- × 16-bit upper $\alpha$ partitioned product of 4 components	✓	13.5.4
FMULD8SUx16	Signed upper 8- × 16-bit multiply → 32-bit partitioned product of components	✓	13.5.4
FMULD8ULx16	Unsigned lower 8- × 16-bit multiply → 32-bit partitioned product of components	✓	13.5.4
FNAND{s}	Logical NAND (single precision)	✓	13.5.6
FNEG(s,d,q)	Floating-point negate	✓	13.5.6
FNOR{s}	Logical NOR (single precision)	✓	13.5.6
FNOT1{s}	Negate (1's complement) src1 (single precision)	✓	13.5.6
FNOT2{s}	Negate (1's complement) src2 (single precision)	✓	13.5.6
FONE{s}	One fill(single precision)	✓	13.5.6
FORNOT1{s}	Negated src1 OR src2 (single precision)	✓	13.5.6
FORNOT2{s}	src1 OR negated src2 (single precision)	✓	13.5.6
FOR{s}	Logical OR (single precision)	✓	13.5.6
FPACKFIX	Two 32-bit to 16-bit fixed pack	✓	13.5.3
FPACK{16,32}	Four 16-bit/two 32-bit pixel pack	✓	13.5.3
FPADD{16,32}{s}	Four 16-bit/two 32-bit partitioned add (single precision)	✓	13.5.2
FPMERGE	Two 32-bit pixel to 64-bit pixel merge	✓	13.5.3
FPSUB{16,32}{s}	Four 16-bit/two 32-bit partitioned subtract (single precision)	✓	13.5.2
FsMULd	Floating-point multiply single to double		A.18
FSQRT(s,d,q)	Floating-point square root		A.19
FSRC1{s}	Copy src1 (single precision)	✓	13.5.6
FSRC2{s}	Copy src2 (single precision)	✓	13.5.6
F(s,d,q)TO(s,d,q)	Convert between floating-point formats		A.15
F(s,d,q)TOi	Convert floating point to integer		A.14
F(s,d,q)TOx	Convert floating point to 64-bit integer		A.14
FSUB(s,d,q)	Floating-point subtract		A.12
FXNOR{s}	Logical XNOR (single precision)	✓	13.5.6
FXOR{s}	Logical XOR (single precision)	✓	13.5.6
FxTO(s,d,q)	Convert 64-bit integer to floating-point		A.16
FZERO{s}	Zero fill(single precision)	✓	13.5.6
ILLTRAP	Illegal instruction		A.22
IMPDEP1	Implementation-dependent instruction		A.23
IMPDEP2	Implementation-dependent instruction		A.23
JMPL	Jump and link		A.24
LDD	Load doubleword		A.27
LDDA	Load doubleword from alternate space		A.28
LDDA	128-bit atomic load	✓	13.6.3
LDDF	Load double floating-point		A.25

Table 12-1 Complete UltraSPARC Instruction Set (Continued)

Opcode	Description	Ext	Ref
LDDFA	Load double floating-point from alternate space		A.26
LDDFA	Zero-extended 8-/16-bit load to a double precision FP register	✓	13.6.2
LDF	Load floating-point		A.25
LDFA	Load floating-point from alternate space		A.26
LDFSR	Load floating-point state register lower		A.25
LDQF	Load quad floating-point		A.25
LDQFA	Load quad floating-point from alternate space		A.26
LDSB	Load signed byte		A.27
LDSBA	Load signed byte from alternate space		A.28
LDSH	Load signed halfword		A.27
LDSHA	Load signed halfword from alternate space		A.28
LDSTUB	Load-store unsigned byte		A.27
LDSTUBA	Load-store unsigned byte in alternate space		A.28
LDSW	Load signed word		A.27
LDSWA	Load signed word from alternate space		A.28
LDUB	Load unsigned byte		A.27
LDUBA	Load unsigned byte from alternate space		A.28
LDUH	Load unsigned halfword		A.27
LDUHA	Load unsigned halfword from alternate space		A.28
LDUW	Load unsigned word		A.27
LDUWA	Load unsigned word from alternate space		A.28
LDX	Load extended		A.27
LDXA	Load extended from alternate space		A.28
LDXFSR	Load extended floating-point state register		A.25
MEMBAR	Memory barrier		A.31
MOVcc	Move integer register if condition is satisfied		A.34
MOVr	Move integer register on contents of integer register		A.35
MULScc	Multiply step (and modify condition codes)		A.38
MULX	Multiply 64-bit integers		A.36
NOP	No operation		A.39
OR (ORcc)	Inclusive-or (and modify condition codes)		A.31
ORN (ORNcc)	Inclusive-or not (and modify condition codes)		A.31
PDIST	Distance between 8 8-bit components	✓	13.5.9
POPC	Population count		A.40
PREFETCH <sup>1</sup>	Prefetch data		A.41
PREFETCHA <sup>1</sup>	Prefetch data from alternate space		A.41
PST	Eight 8-bit/4 16-bit/2 32-bit partial stores	✓	13.6.1
RDASI	Read ASI register		A.43
RDASR	Read ancillary state register		A.43
RDCCR	Read condition codes register		A.43
RDFPRS	Read floating-point registers state register		A.43
RDPC	Read program counter		A.43

Table 12-1 Complete UltraSPARC Instruction Set (Continued)

Opcode	Description	Ext	Ref
RDPR	Read privileged register		A.42
RD TICK	Read TICK register		A.43
RDY	Read Y register		A.43
RESTORE	Restore caller's window		A.45
RESTORED	Window has been restored		A.46
RETRY	Return from trap and retry		A.11
RETURN	Return		A.44
SAVE	Save caller's window		A.45
SAVED	Window has been saved		A.46
SDIV (SDIVcc)	32-bit signed integer divide (and modify condition codes)		A.10
SDIVX	64-bit signed integer divide		A.36
SETHI	Set high 22 bits of low word of integer register		A.47
SHUTDOWN	Power-down support	✓	13.2
SIR	Software-initiated reset		A.49
SLL	Shift left logical		A.31
SLLX	Shift left logical, extended		A.31
SMUL (SMULcc)	Signed integer multiply (and modify condition codes)		A.37
SRA	Shift right arithmetic		A.31
SRAX	Shift right arithmetic, extended		A.31
SRL	Shift right logical		A.31
SRLX	Shift right logical, extended		A.31
STB	Store byte		A.53
STBA	Store byte into alternate space		A.54
STBAR	Store barrier		A.50
STD	Store doubleword		A.53
STDA	Store doubleword into alternate space		A.54
STDF	Store double floating-point		A.51
STDFA	Store double floating-point into alternate space		A.52
STDFA	8-/16-bit store from a double precision FP register	✓	13.6.2
STF	Store floating-point		A.51
STFA	Store floating-point into alternate space		A.52
STFSR	Store floating-point state register		A.51
STH	Store halfword		A.53
STHA	Store halfword into alternate space		A.54
STQF	Store quad floating-point		A.51
STQFA	Store quad floating-point into alternate space		A.52
STW	Store word		A.53
STWA	Store word into alternate space		A.54
STX	Store extended		A.53
STXA	Store extended into alternate space		A.54
STXFSR	Store extended floating-point state register		A.51
SUB (SUBcc)	Subtract (and modify condition codes)		A.55

Table 12-1 Complete UltraSPARC Instruction Set (Continued)

Opcode	Description	Ext	Ref
SUBC (SUBCcc)	Subtract with carry (and modify condition codes)		A.55
SWAP	Swap integer register with memory		A.56
SWAPA	Swap integer register with memory in alternate space		A.57
TADDcc (TADDccTV)	Tagged add and modify condition codes (trap on overflow)		A.58
TSUBcc (TSUBccTV)	Tagged subtract and modify condition codes (trap on overflow)		A.59
Tcc	Trap on integer condition codes		A.60
UDIV (UDIVcc)	Unsigned integer divide (and modify condition codes)		A.10
UDIVX	64-bit unsigned integer divide		A.36
UMUL (UMULcc)	Unsigned integer multiply (and modify condition codes)		A.37
WRASI	Write ASI register		A.62
WRASR	Write ancillary state register		A.62
WRCCR	Write condition codes register		A.62
WRFPRS	Write floating-point registers state register		A.62
WRPR	Write privileged register		A.61
WRY	Write Y register		A.62
XNOR (XNORcc)	Exclusive-nor (and modify condition codes)		A.31
XOR (XORcc)	Exclusive-or (and modify condition codes)		A.31

<sup>1</sup> UltraSPARC-I does not implement the PREFETCH and PREFETCHA instructions.

### 13.1 Introduction

UltraSPARC extends the standard SPARC-V9 instruction set with three new classes of instructions designed to support power-down mode (see Section 13.2, “SHUTDOWN”) enhance graphics functionality (see Section 13.5, “Graphics Instructions”), and improve the efficiency of memory accesses (see Section 13.6, “Memory Access Instructions”).

### 13.2 SHUTDOWN

opcode	opf	operation
SHUTDOWN	0 1000 0000	Shutdown to enter power down mode

**Format (3):**

10	—	11 0110	—	opf	—
31 30 29		25 24	19 18	14 13	5 4 0

**Suggested Assembly Language Syntax**

shutdown
----------

**Description:**

The SHUTDOWN instruction waits for all outstanding transactions to be completed. This leaves the system and external cache interface in a clean state. It then sends a shutdown signal to the internal clock generator. The internal clock gener-

ator asserts the internal reset for 19 clocks to force the chip into a safe state, and then stops the internal clock and the PLL. The internal clock is left in the high state. All external signals should be left in the normal reset state.

An external power-down signal (EPD) is activated by the clock generator at the same time as the internal reset. This signal is used to shut down the UDB chips and to put the E-Cache RAMs in standby mode. The UDB chips should follow a similar sequence, generating an internal reset and then stopping the clock and PLL. If desired, the external clock can be stopped after the EPD signal is asserted, in order to allow reset processing to complete. Consult the *UltraSPARC-I Data Sheet* for electrical and timing related specifications. (See the Bibliography for information about how to obtain the data sheet.)

This is a privileged instruction; an attempt to execute it while in non-privileged mode causes a *privileged\_opcode* trap.

**Traps:**

*privileged\_opcode*

---

**Note:** Privileged software should save all necessary processor state (for example, E-Cache flush) before entering power-down mode. SHUTDOWN should be the last instruction executed before power-down.

---

## 13.3 Graphics Data Formats

Graphics instructions are optimized for short integer arithmetic, where the overhead of converting to and from floating-point is significant. Image components may be 8 or 16 bits; intermediate results are 16 or 32 bits.

### 13.3.1 8-Bit Format

Pixels consist of four unsigned 8-bit integers contained in a 32-bit word. Typically, they represent intensity values for an image (e.g.  $\alpha$ , B, G, R). UltraSPARC supports

- *Band interleaved* images, with the various color components of a point in the image stored together, and
- *Band sequential* images, with all of the values for one color component stored together.

### 13.3.2 Fixed Data Formats

The fixed 16-bit data format consists of four 16-bit signed fixed-point values contained in a 64-bit word. The fixed 32-bit format consists of two 32-bit signed fixed-point values contained in a 64-bit word. Fixed data values provide an intermediate format with enough precision and dynamic range for filtering and simple image computations on pixel values. Conversion from pixel data to fixed data occurs through pixel multiplication. Conversion from fixed data to pixel data is done with the pack instructions, which clip and truncate to an 8-bit unsigned value. Conversion from 32-bit fixed to 16-bit fixed is also supported with the FPACKFIX instruction. Rounding can be performed by adding 1 to the round bit position. Complex calculations needing more dynamic range or precision should be performed using floating-point data.

Figure 13-1 shows the graphics data formats.




Figure 13-1 Graphics Data Formats

---

**Note:** Sun frame buffer pixel component ordering is:  $\alpha$ , B, G, R.


---

### 13.4 Graphics Status Register (GSR)


The GSR is accessed with implementation-dependent RDASR and WRASR instructions using ASR 13<sub>16</sub>.

opcode	op3	reg field	operation
RDASR	10 1000	<i>rs1</i> = 19	Read GSR
WRASR	11 0000	<i>rd</i> = 19	Write GSR

**RDASR format:**



**WRASR format:**



Suggested Assembly Language Syntax	
rd	%gsr, reg <sub>rd</sub>
wr	reg <sub>rs1</sub> , reg <sub>or_imm</sub> , %gsr

Accesses to this register cause an *fp\_disabled* trap if either PSTATE.PEF or FPRS.FEF is zero.

Figure 13-2 shows the format of the GSR.




Figure 13-2 GSR Format (ASR 10<sub>16</sub>)

**scale\_factor:** Shift count in the range 0..15, used by PACK instructions for pixel formatting.

**alignaddr\_offset:** Least significant three bits of the address computed by the last ALIGNADDRESS or ALIGNADDRESS\_LITTLE instruction. See Section 13.5.5, “Alignment Instructions,” on page 214.

**Traps:**

*fp\_disabled*

## 13.5 Graphics Instructions

All instruction operands are in floating-point registers, unless otherwise specified. This provides the maximum number of registers (32 double-precision) and the maximum instruction parallelism (for example, UltraSPARC is four scalar for

floating-point/graphics code only). Pixel values are stored in single-precision floating point registers and fixed values are stored in double-precision floating-point registers, unless otherwise specified.

### 13.5.1 Opcode Format

The graphics instruction set maps to the opcode space reserved for the Implementation-Dependent Instruction 1 (IMPDEP1) instructions.

**Format (3):**



### 13.5.2 Partitioned Add/Subtract Instructions

opcode	opf	operation
FPADD16	0 0101 0000	Four 16-bit add
FPADD16 S	0 0101 0001	Two 16-bit add
FPADD32	0 0101 0010	Two 32-bit add
FPADD32S	0 0101 0011	One 32-bit add
FPSUB16	0 0101 0100	Four 16-bit subtract
FPSUB16S	0 0101 0101	Two 16-bit subtract
FPSUB32	0 0101 0110	Two 32-bit subtract
FPSUB32S	0 0101 0111	One 32-bit subtract

**Format (3):**



Suggested Assembly Language Syntax	
fpadd16	<i>freg<sub>rs1</sub>, freg<sub>rs2</sub>, freg<sub>rd</sub></i>
fpadd16s	<i>freg<sub>rs1</sub>, freg<sub>rs2</sub>, freg<sub>rd</sub></i>
fpadd32	<i>freg<sub>rs1</sub>, freg<sub>rs2</sub>, freg<sub>rd</sub></i>
fpadd32s	<i>freg<sub>rs1</sub>, freg<sub>rs2</sub>, freg<sub>rd</sub></i>
fpsub16	<i>freg<sub>rs1</sub>, freg<sub>rs2</sub>, freg<sub>rd</sub></i>
fpsub16s	<i>freg<sub>rs1</sub>, freg<sub>rs2</sub>, freg<sub>rd</sub></i>
fpsub32	<i>freg<sub>rs1</sub>, freg<sub>rs2</sub>, freg<sub>rd</sub></i>
fpsub32s	<i>freg<sub>rs1</sub>, freg<sub>rs2</sub>, freg<sub>rd</sub></i>

**Description:**

The standard versions of these instructions perform four 16-bit or two 32-bit partitioned adds or subtracts between the corresponding fixed point values contained in the source operands (*rs1*, *rs2*). For subtraction, *rs2* is subtracted from *rs1*. The result is placed in the destination register (*rd*).

The single precision version of these instructions (FPADD16S, FPSUB16S, FPADD32S, FPSUB32S) perform two (16-bit) or one (32-bit) partitioned adds or subtracts.

---

**Note:** For good performance, do not use the result of a single FPADD as part of a 64-bit graphics instruction source operand in the next instruction group. Similarly, do not use the result of a standard FPADD as a 32-bit graphics instruction source operand in the next instruction group.

---


**Traps:**

*fp\_disabled*

### 13.5.3 Pixel Formatting Instructions

opcode	opf	operation
FPAck16	0 0011 1011	Four 16-bit packs
FPAck32	0 0011 1010	Two 32-bit packs
FPAckFIX	0 0011 1101	Four 16-bit packs
FEXPAND	0 0100 1101	Four 16-bit expands
FPMERGE	0 0100 1011	Two 32-bit merges

**Format (3):**



Suggested Assembly Language Syntax	
<i>fpack16</i>	<i>freg<sub>rs2</sub></i> , <i>freg<sub>rd</sub></i>
<i>fpack32</i>	<i>freg<sub>rs1</sub></i> , <i>freg<sub>rs2</sub></i> , <i>freg<sub>rd</sub></i>
<i>fpackfix</i>	<i>freg<sub>rs2</sub></i> , <i>freg<sub>rd</sub></i>
<i>fexpand</i>	<i>freg<sub>rs2</sub></i> , <i>freg<sub>rd</sub></i>
<i>fpmerge</i>	<i>freg<sub>rs1</sub></i> , <i>freg<sub>rs2</sub></i> , <i>freg<sub>rd</sub></i>

**Description:**

The PACK instructions convert to a lower precision fixed or pixel format. Input values are clipped to the dynamic range of the output format. Packing applies a scale factor from GSR.*scale\_factor* to allow flexible positioning of the binary point.

---

**Note:** For good performance, do not use the result of an FPACK as part of a 64-bit graphics instruction source operand in the next three instruction groups. Do not use the result of FEXPAND or FPMERGE as a 32-bit graphics instruction source operand in the next three instruction groups.

---

**Traps:**

*fp\_disabled*

### 13.5.3.1 FPACK16

FPACK16 takes four 16-bit fixed values in *rs2*, scales, truncates and clips them into four 8-bit unsigned integers and stores the results in the 32-bit *rd* register.




Figure 13-3 FPACK16 Operation

This operation, illustrated in Figure 13-3, is carried out as follows:

1. Left shift the value in *rs2* by the number of bits in the *GSR.scale\_factor*, while maintaining clipping information.
2. Truncate and clip to an 8-bit unsigned integer starting at the bit immediately to the left of the implicit binary point (i.e. between bits 7 and 6 for each 16-bit word). Truncation is performed to convert the scaled value into a signed integer (that is, round toward negative infinity). If the resulting value is negative (that is, the MSB is set), zero is delivered as the clipped value. If the value is greater than 255, then 255 is delivered. Otherwise the scaled value is the final result.
3. Store the result in the corresponding byte in the 32-bit *rd* register.

### 13.5.3.2 FPACK32

FPACK32 takes two 32-bit fixed values in *rs2*, scales, truncates and clips them into two 8-bit unsigned integers. The two 8-bit integers are merged at the corresponding least significant byte positions of each 32-bit word in *rs1* left shifted by 8 bits. The 64-bit result is stored in the *rd* register. This allows two pixels to be assembled by successive FPACK32 instructions using three or four pairs of 32-bit fixed values.

This operation, illustrated in Figure 13-4, is carried out as follows:

1. Left shift each 32-bit value in *rs2* by the number of bits in the *GSR.scale\_factor*, while maintaining clipping information.
2. For each 32-bit value, truncate and clip to an 8-bit unsigned integer starting at the bit immediately to the left of the implicit binary point (i.e. between bits 23 and 22 of each 32-bit word). Truncation is performed to convert the scaled value into a signed integer (that is, round toward negative infinity). If the resulting value is negative (that is, the MSB is set), zero is delivered as the clipped value. If the value is greater than 255, then 255 is delivered. Otherwise the scaled value is the final result.
3. Left shift each 32-bit values in *rs1* by 8 bits.
4. Merge the two clipped 8-bit unsigned values into the corresponding least significant byte positions in the left-shifted *rs2* value.
5. Store the result in the *rd* register.




Figure 13-4 FPACK32 Operation

### 13.5.3.3 FPACKFIX

FPACKFIX takes two 32-bit fixed values in *rs2*, scales, truncates and clips them into two 16-bit signed integers, then stores the result in the 32-bit *rd* register.

This operation, illustrated in Figure 13-5, is carried out as follows:

1. Left shift each 32-bit value in *rs2* by the number of bits in the *GSR.scale\_factor*, while maintaining clipping information.

2. For each 32-bit value, truncate and clip to a 16-bit signed integer starting at the bit immediately to the left of the implicit binary point (i.e. between bits 16 and 15 of each 32-bit word). Truncation is performed to convert the scaled value into a signed integer (i.e. rounds toward negative infinity). If the resulting value is less than -32768, -32768 is delivered as the clipped value. If the value is greater than 32767, 32767 is delivered. Otherwise the scaled value is the final result.
3. Store the result in the 32-bit *rd* register.




Figure 13-5 FPACKFIX Operation

### 13.5.3.4 FEXPAND

FEXPAND takes four 8-bit unsigned integers in *rs2*, converts each integer to a 16-bit fixed value, and stores the four 16-bit results in the *rd* register.

This operation, illustrated in Figure 13-6, is carried out as follows:

1. Left shift each 8-bit value by 4 and zero-extend the results to a 16-bit fixed value.
2. Stores the results in the *rd* register.




Figure 13-6 FEXPAND Operation

### 13.5.3.5 FPMERGE

FPMERGE interleaves four corresponding 8-bit unsigned values in *rs1* and *rs2*, to produce a 64-bit value in the *rd* register. This instruction converts from packed to planar representation when it is applied twice in succession; for example:

$$R1G1B1A1, R3G3B3A3 \rightarrow R1R3G1G3B1B3 \rightarrow R1R2R3R4B1B2B3B4$$

FPMERGE also converts from planar to packed when it is applied twice in succession; for example:

R1R2R3R4, B1B2B3B4 → R1B1R2B2R3B3R4B4 → R1G1B1A1R2G2B2A2




Figure 13-7 FPMERGE Operation

### 13.5.4 Partitioned Multiply Instructions

opcode	opf	operation
FMUL8x16	0 0011 0001	8- × 16-bit partitioned product
FMUL8x16AU	0 0011 0011	8- × 16-bit upper $\alpha$ partitioned product
FMUL8x16AL	0 0011 0101	8- × 16-bit lower $\alpha$ partitioned product
FMUL8SUx16	0 0011 0110	upper 8- × 16-bit partitioned product
FMUL8ULx16	0 0011 0111	lower unsigned 8- × 16-bit partitioned product
FMULD8SUx16	0 0011 1000	upper 8- × 16-bit partitioned product
FMULD8ULx16	0 0011 1001	lower unsigned 8- × 16-bit partitioned product

#### Format (3):

10	rd	11 0110	rs1	opf	rs2
31 30 29	25 24	19 18	14 13	5 4	0

Suggested Assembly Language Syntax	
<code>fmul8x16</code>	<code>freg<sub>rs1</sub>, freg<sub>rs2</sub>, freg<sub>rd</sub></code>
<code>fmul8x16au</code>	<code>freg<sub>rs1</sub>, freg<sub>rs2</sub>, freg<sub>rd</sub></code>
<code>fmul8x16al</code>	<code>freg<sub>rs1</sub>, freg<sub>rs2</sub>, freg<sub>rd</sub></code>
<code>fmul8sux16</code>	<code>freg<sub>rs1</sub>, freg<sub>rs2</sub>, freg<sub>rd</sub></code>
<code>fmul8ulx16</code>	<code>freg<sub>rs1</sub>, freg<sub>rs2</sub>, freg<sub>rd</sub></code>
<code>fmuld8sux16</code>	<code>freg<sub>rs1</sub>, freg<sub>rs2</sub>, freg<sub>rd</sub></code>
<code>fmuld8ulx16</code>	<code>freg<sub>rs1</sub>, freg<sub>rs2</sub>, freg<sub>rd</sub></code>

The following sections describe the variations of partitioned multiply.

---

**Note:** For good performance, do not use the result of a partitioned multiply as a 32-bit graphics instruction source operand in the next three instruction groups.

---

#### Traps

*fp\_disabled*

---

**Note:** When software emulating an 8-bit unsigned by 16-bit signed multiply, the unsigned value must be zero-extended and the 16-bit value must be sign-extended before the multiplication.

---

### 13.5.4.1 FMUL8x16

FMUL8x16 multiplies each unsigned 8-bit value (i.e., a pixel) in *rs1* by the corresponding (signed) 16-bit fixed-point integers in *rs2*; it rounds the 24-bit product (assuming a binary point between bits 7 and 8) and stores the upper 16 bits of the result into the corresponding 16-bit field in the *rd* register. Figure 13-8 illustrates the operation.

---

**Note:** This instruction treats the pixel values as fixed-point with the binary point to the left of the most significant bit. Typically, this operation is used with filter coefficients as the fixed-point *rs2* value and image data as the *rs1* pixel value. Appropriate scaling of the coefficient allows various fixed-point scaling to be realized.

---




Figure 13-8 FMUL8x16 Operation

### 13.5.4.2 FMUL8x16AU

FMUL8x16AU is the same as FMUL8x16, except that one 16-bit fixed-point value is used for all four multiplies. This value is the most significant 16 bits of the 32-bit *rs2* register, which is typically an  $\alpha$  value. The operation is illustrated in Figure 13-9 on page 210.




Figure 13-9 FMUL8x16AU Operation

### 13.5.4.3 FMUL8x16AL

FMUL8x16AL is the same as FMUL8x16AU, except that the least significant 16 bits of the 32-bit *rs2* register are used for the  $\alpha$  value.




Figure 13-10 FMUL8x16AL Operation

### 13.5.4.4 FMUL8SUx16

FMUL8SUx16 multiplies the upper 8 bits of each 16-bit signed value in *rs1* by the corresponding signed 16-bit fixed-point signed integer in *rs2*. It rounds the 24-bit product (to nearest) and then stores the upper 16 bits of the result into the corresponding 16-bit field of the *rd* register. If the product is exactly half way between two integers, the result is rounded towards positive infinity. Figure 13-11 illustrates the operation.




Figure 13-11 FMUL8SUx16 Operation

### 13.5.4.5 FMUL8ULx16

FMUL8ULx16 multiplies the unsigned lower 8 bits of each 16-bit value in *rs1* by the corresponding fixed point signed integer in *rs2*. Each 24-bit product is sign-extended to 32 bits. The upper 16-bits of the sign extended value are rounded to nearest and stored in the corresponding 16 bits of the *rd* register. In the case that the result is exactly half way between two integers, the result is rounded towards positive infinity. The operation is illustrated in Figure 13-12.

Code Example 13-1 16-bit x 16-bit → 16-bit Multiply

```
fmul8sux16 %f0, %f2, %f4
fmul8ulx16 %f0, %f2, %f6
fpadd16    %f4, %f6, %f8
```




Figure 13-12 FMUL8ULx16 Operation

### 13.5.4.6 FMULD8SUx16

FMULD8SUx16 multiplies the upper 8 bits of each 16-bit signed value in *rs1* by the corresponding signed 16-bit fixed point signed integer in *rs2*. The 24-bit product is shifted left by 8-bits to make up a 32-bit result. The result is stored in the corresponding 32-bit of the destination *rd* register. The operation is illustrated in Figure 13-13.




Figure 13-13 FMULD8SUx16 Operation

### 13.5.4.7 FMULD8ULx16

FMULD8ULx16 multiplies the unsigned lower 8 bits of each 16-bit value in *rs1* by the corresponding fixed point signed integer in *rs2*. Each 24-bit product is sign-extended to 32 bits and stored in the *rd* register. The operation is illustrated in Figure 13-14.




Figure 13-14 FMULD8ULx16 Operation

**Code Example 13-2** 16-bit x 16-bit → 32-bit Multiply

```
fmuld8sux16 %f0, %f2, %f4
fmuld8ulx16 %f0, %f2, %f6
fpadd32    %f4, %f6, %f8
```

### 13.5.5 Alignment Instructions

opcode	opf	operation
ALIGNADDRESS	0 0001 1000	Calculate address for misaligned data access
ALIGNADDRESS_LITTLE	0 0001 1010	Calculate address for misaligned data access, little-endian
FALIGNDATA	0 0100 1000	Perform data alignment for misaligned data

#### Format (3):

10	rd	110110	rs1	opf	rs2
31 30 29	25 24	19 18	14 13	5 4	0

Suggested Assembly Language Syntax	
alignaddr	<i>reg<sub>rs1</sub>, reg<sub>rs2</sub>, reg<sub>rd</sub></i>
alignaddr <sub>l</sub>	<i>reg<sub>rs1</sub>, reg<sub>rs2</sub>, reg<sub>rd</sub></i>
faligndata	<i>freg<sub>rs1</sub>, freg<sub>rs2</sub>, freg<sub>rd</sub></i>

#### Description:

ALIGNADDRESS adds two integer registers, *rs1* and *rs2*, and stores the result, with the least significant 3 bits forced to zero, in the integer *rd* register. The least significant 3 bits of the result are stored in the GSR.*alignaddr\_offset* field.

ALIGNADDRESS\_LITTLE is the same as ALIGNADDRESS, except that the 2's complement of the least significant 3 bits of the result is stored in GSR.*alignaddr\_offset*.

---

**Note:** ALIGNADDRL is used to generate the opposite-endian byte ordering for a subsequent FALIGNDATA operation.

---

FALIGNDATA concatenates two 64-bit floating-point registers, *rs1* and *rs2*, to form a 16-byte value; it stores the result in the 64-bit floating-point *rd* register. *Rs1* is the upper half and *rs2* is the lower half of the concatenated value. Bytes in this value are numbered from most significant to least significant, with the most significant byte being byte 0. Eight bytes are extracted from this value, where the most significant byte of the extracted value is the byte whose number is specified by the GSR.*alignaddr\_offset* field.

A byte-aligned 64-bit load can be performed as follows:

**Code Example 13-3** Byte-Aligned 64-bit Load

```
alignaddr  Address, Offset, Address
ldd       [Address], %f0
ldd       [Address + 8], %f4
```

```
faligndata %f0, %f4, %f8
```

## Traps

*fp\_disabled*

---

**Note:** For good performance, do not use the result of FALIGN as a 32-bit graphics instruction source operand in the next instruction group.

---

### 13.5.6 Logical Operate Instructions

opcode	opf	operation
FZERO	0 0110 0000	Zero fill
FZEROS	0 0110 0001	Zero fill, single precision
FONE	0 0111 1110	One fill
FONES	0 0111 1111	One fill, single precision
FSRC1	0 0111 0100	Copy <i>src1</i>
FSRC1S	0 0111 0101	Copy <i>src1</i> , single precision
FSRC2	0 0111 1000	Copy <i>src2</i>
FSRC2S	0 0111 1001	Copy <i>src2</i> , single precision
FNOT1	0 0110 1010	Negate (1's complement) <i>src1</i>
FNOT1S	0 0110 1011	Negate (1's complement) <i>src1</i> , single precision
FNOT2	0 0110 0110	Negate (1's complement) <i>src2</i>
FNOT2S	0 0110 0111	Negate (1's complement) <i>src2</i> , single precision
FOR	0 0111 1100	Logical OR
FORS	0 0111 1101	Logical OR, single precision
FNOR	0 0110 0010	Logical NOR
FNORS	0 0110 0011	Logical NOR, single precision
FAND	0 0111 0000	Logical AND
FANDS	0 0111 0001	Logical AND, single precision
FNAND	0 0110 1110	Logical NAND
FNANDS	0 0110 1111	Logical NAND, single precision
FXOR	0 0110 1100	Logical XOR
FXORS	0 0110 1101	Logical XOR, single precision
FXNOR	0 0111 0010	Logical XNOR
FXNORS	0 0111 0011	Logical XNOR, single precision
FORNOT1	0 0111 1010	Negated <i>src1</i> OR <i>src2</i>
FORNOT1S	0 0111 1011	Negated <i>src1</i> OR <i>src2</i> , single precision
FORNOT2	0 0111 0110	<i>src1</i> OR negated <i>src2</i>
FORNOT2S	0 0111 0111	<i>src1</i> OR negated <i>src2</i> , single precision
FANDNOT1	0 0110 1000	Negated <i>src1</i> AND <i>src2</i>
FANDNOT1S	0 0110 1001	Negated <i>src1</i> AND <i>src2</i> , single precision
FANDNOT2	0 0110 0100	<i>src1</i> AND negated <i>src2</i>
FANDNOT2S	0 0110 0101	<i>src1</i> AND negated <i>src2</i> , single precision

**Format (3):**

10	rd	11 0110	rs1	opf	rs2
31 30 29	25 24	19 18	14 13	5 4	0

Suggested Assembly Language Syntax	
<i>fzero</i>	<i>freg<sub>rd</sub></i>
<i>fzeros</i>	<i>freg<sub>rd</sub></i>
<i>fone</i>	<i>freg<sub>rd</sub></i>
<i>foness</i>	<i>freg<sub>rd</sub></i>
<i>fsrc1</i>	<i>freg<sub>rs1</sub>, freg<sub>rd</sub></i>
<i>fsrc1s</i>	<i>freg<sub>rs1</sub>, freg<sub>rd</sub></i>
<i>fsrc2</i>	<i>freg<sub>rs2</sub>, freg<sub>rd</sub></i>
<i>fsrc2s</i>	<i>freg<sub>rs2</sub>, freg<sub>rd</sub></i>
<i>fnot1</i>	<i>freg<sub>rs1</sub>, freg<sub>rd</sub></i>
<i>fnot1s</i>	<i>freg<sub>rs1</sub>, freg<sub>rd</sub></i>
<i>fnot2</i>	<i>freg<sub>rs2</sub>, freg<sub>rd</sub></i>
<i>fnot2s</i>	<i>freg<sub>rs2</sub>, freg<sub>rd</sub></i>
<i>for</i>	<i>freg<sub>rs1</sub>, freg<sub>rs2</sub>, freg<sub>rd</sub></i>
<i>fors</i>	<i>freg<sub>rs1</sub>, freg<sub>rs2</sub>, freg<sub>rd</sub></i>
<i>fnor</i>	<i>freg<sub>rs1</sub>, freg<sub>rs2</sub>, freg<sub>rd</sub></i>
<i>fnors</i>	<i>freg<sub>rs1</sub>, freg<sub>rs2</sub>, freg<sub>rd</sub></i>
<i>fand</i>	<i>freg<sub>rs1</sub>, freg<sub>rs2</sub>, freg<sub>rd</sub></i>
<i>fands</i>	<i>freg<sub>rs1</sub>, freg<sub>rs2</sub>, freg<sub>rd</sub></i>
<i>fnand</i>	<i>freg<sub>rs1</sub>, freg<sub>rs2</sub>, freg<sub>rd</sub></i>
<i>fnands</i>	<i>freg<sub>rs1</sub>, freg<sub>rs2</sub>, freg<sub>rd</sub></i>
<i>fxor</i>	<i>freg<sub>rs1</sub>, freg<sub>rs2</sub>, freg<sub>rd</sub></i>
<i>fxors</i>	<i>freg<sub>rs1</sub>, freg<sub>rs2</sub>, freg<sub>rd</sub></i>
<i>fxnor</i>	<i>freg<sub>rs1</sub>, freg<sub>rs2</sub>, freg<sub>rd</sub></i>
<i>fxnors</i>	<i>freg<sub>rs1</sub>, freg<sub>rs2</sub>, freg<sub>rd</sub></i>
<i>fornot1</i>	<i>freg<sub>rs1</sub>, freg<sub>rs2</sub>, freg<sub>rd</sub></i>
<i>fornot1s</i>	<i>freg<sub>rs1</sub>, freg<sub>rs2</sub>, freg<sub>rd</sub></i>
<i>fornot2</i>	<i>freg<sub>rs1</sub>, freg<sub>rs2</sub>, freg<sub>rd</sub></i>
<i>fornot2s</i>	<i>freg<sub>rs1</sub>, freg<sub>rs2</sub>, freg<sub>rd</sub></i>
<i>fandnot1</i>	<i>freg<sub>rs1</sub>, freg<sub>rs2</sub>, freg<sub>rd</sub></i>
<i>fandnot1s</i>	<i>freg<sub>rs1</sub>, freg<sub>rs2</sub>, freg<sub>rd</sub></i>
<i>fandnot2</i>	<i>freg<sub>rs1</sub>, freg<sub>rs2</sub>, freg<sub>rd</sub></i>
<i>fandnot2s</i>	<i>freg<sub>rs1</sub>, freg<sub>rs2</sub>, freg<sub>rd</sub></i>

**Description:**

The standard 64-bit version of these instructions perform one of sixteen 64-bit logical operations between *rs1* and *rs2*. The result is stored in *rd*. The 32-bit (single-precision) version of these instructions performs 32-bit logical operations.

---

**Note:** For good performance, do not use the result of a single logical as part of a 64-bit graphics instruction source operand in the next instruction group. Similarly, do not use the result of a standard logical as a 32-bit graphics instruction source operand in the next instruction group.

---

**Traps**

*fp\_disabled*

### 13.5.7 Pixel Compare Instructions

opcode	opf	operation
FCMPGT16	0 0010 1000	Four 16-bit compare; set <i>rd</i> if <i>src1</i> > <i>src2</i>
FCMPGT32	0 0010 1100	Two 32-bit compare; set <i>rd</i> if <i>src1</i> > <i>src2</i>
FCMPLE16	0 0010 0000	Four 16-bit compare; set <i>rd</i> if <i>src1</i> ≤ <i>src2</i>
FCMPLE32	0 0010 0100	Two 32-bit compare; set <i>rd</i> if <i>src1</i> ≤ <i>src2</i>
FCMPNE16	0 0010 0010	Four 16-bit compare; set <i>rd</i> if <i>src1</i> ≠ <i>src2</i>
FCMPNE32	0 0010 0110	Two 32-bit compare; set <i>rd</i> if <i>src1</i> ≠ <i>src2</i>
FCMPEQ16	0 0010 1010	Four 16-bit compare; set <i>rd</i> if <i>src1</i> = <i>src2</i>
FCMPEQ32	0 0010 1110	Two 32-bit compare; set <i>rd</i> if <i>src1</i> = <i>src2</i>

**Format (3):**

10	rd	11 0110	rs1	opf	rs2
31 30 29	25 24	19 18	14 13	5 4	0

Suggested Assembly Language Syntax	
<i>fcmpgt16</i>	<i>freq<sub>rs1</sub></i> , <i>freq<sub>rs2</sub></i> , <i>reg<sub>r</sub></i> <i>d</i>
<i>fcmpgt32</i>	<i>freq<sub>rs1</sub></i> , <i>freq<sub>rs2</sub></i> , <i>reg<sub>r</sub></i> <i>d</i>
<i>fcmp16</i>	<i>freq<sub>rs1</sub></i> , <i>freq<sub>rs2</sub></i> , <i>reg<sub>r</sub></i> <i>d</i>

Suggested Assembly Language Syntax	
<code>fcmple32</code>	<code>freg<sub>rs1</sub>, freg<sub>rs2</sub>, reg<sub>r</sub> d</code>
<code>fcmpne16</code>	<code>freg<sub>rs1</sub>, freg<sub>rs2</sub>, reg<sub>r</sub> d</code>
<code>fcmpne32</code>	<code>freg<sub>rs1</sub>, freg<sub>rs2</sub>, reg<sub>r</sub> d</code>
<code>fcmpeq16</code>	<code>freg<sub>rs1</sub>, freg<sub>rs2</sub>, reg<sub>r</sub> d</code>
<code>fcmpeq32</code>	<code>freg<sub>rs1</sub>, freg<sub>rs2</sub>, reg<sub>r</sub> d</code>

**Description:**

Four 16-bit or two 32-bit fixed-point values in *rs1* and *rs2* are compared. The 4-bit or 2-bit results are stored in the corresponding least significant bits of the integer *rd* register. Bit zero of *rd* corresponds to the least significant 16-bit or 32-bit graphics compare result.

For FCMPGT, each bit in the result is set if the corresponding value in *rs1* is greater than the value in *rs2*. Less-than comparisons are made by swapping the operands.

For FCMPLE, each bit in the result is set if the corresponding value in *rs1* is less than or equal to the value in *rs2*. Greater-than-or-equal comparisons are made by swapping the operands.

For FCMPEQ, each bit in the result is set if the corresponding value in *rs1* is equal to the value in *rs2*.

For FCOMPNE, each bit in the result is set if the corresponding value in *rs1* is not equal to the value in *rs2*.

**Traps:**

*fp\_disabled*

### 13.5.8 Edge Handling Instructions

opcode	opf	operation
EDGE8	0 0000 0000	Eight 8-bit edge boundary processing
EDGE8L	0 0000 0010	Eight 8-bit edge boundary processing, little-endian
EDGE16	0 0000 0100	Four 16-bit edge boundary processing
EDGE16L	0 0000 0110	Four 16-bit edge boundary processing, little-endian
EDGE32	0 0000 1000	Four 32-bit edge boundary processing
EDGE32L	0 0000 1010	Two 32-bit edge boundary processing, little-endian

#### Format (3):

10	rd	11 0110	rs1	opf	rs2
31 30 29	25 24	19 18	14 13	5 4	0

Suggested Assembly Language Syntax	
edge8	<i>reg<sub>rs1</sub>, reg<sub>rs2</sub>, reg<sub>rd</sub></i>
edge8l	<i>reg<sub>rs1</sub>, reg<sub>rs2</sub>, reg<sub>rd</sub></i>
edge16	<i>reg<sub>rs1</sub>, reg<sub>rs2</sub>, reg<sub>rd</sub></i>
edge16l	<i>reg<sub>rs1</sub>, reg<sub>rs2</sub>, reg<sub>rd</sub></i>
edge32	<i>reg<sub>rs1</sub>, reg<sub>rs2</sub>, reg<sub>rd</sub></i>
edge32l	<i>reg<sub>rs1</sub>, reg<sub>rs2</sub>, reg<sub>rd</sub></i>

#### Description:

These instructions are used to handle the boundary conditions for parallel pixel scan line loops, where *src1* is the address of the next pixel to render and *src2* is the address of the last pixel in the scan line.

EDGE8L, EDGE16L, and EDGE32L are little-endian versions of EDGE8, EDGE16 and EDGE32. They produce an edge mask that is bit reversed from their big-endian counterparts, but are otherwise the same. This makes the mask consistent with the mask generated by the graphics compare operations (see Section 13.5.7, “Pixel Compare Instructions,” on page 217) on little-endian data.

A 2- (EDGE32), 4- (EDGE16), or 8-bit (EDGE8) pixel mask is stored in the least significant bits of *rd*. The mask is computed from left and right edge masks as follows:

1. The left edge mask is computed from the 3 least significant bits (LSBs) of *rs1* and the right edge mask is computed from the 3 LSBs of *rs2*, according to Table 13-1 (Table 13-2 for little-endian byte ordering).

2. If 32-bit address masking is disabled (PSTATE.AM = 0, 64-bit addressing) and the upper 61 bits of *rs1* are equal to the corresponding bits in *rs2*, *rd* is set equal to the right edge mask ANDed with the left edge mask.
3. If 32-bit address masking is enabled (PSTATE.AM = 1, 32-bit addressing) is set and the bits <31:3> of *rs1* are equal to the corresponding bits in *rs2*, *rd* is set to the right edge mask ANDed with the left edge mask.
4. Otherwise, *rd* is set to the left edge mask.

The integer condition codes are set the same as a SUBCC instruction with the same operands. End of scan line comparison tests may be performed using edge with an appropriate conditional branch instruction.

**Traps:**

*None*

Table 13-1 Edge Mask Specification

Edge Size	A2..A0	Left Edge	Right Edge
8	000	1111 1111	1000 0000
8	001	0111 1111	1100 0000
8	010	0011 1111	1110 0000
8	011	0001 1111	1111 0000
8	100	0000 1111	1111 1000
8	101	0000 0111	1111 1100
8	110	0000 0011	1111 1110
8	111	0000 0001	1111 1111
16	00x	1111	1000
16	01x	0111	1100
16	10x	0011	1110
16	11x	0001	1111
32	0xx	11	10
32	1xx	01	11

Table 13-2 Edge Mask Specification (Little-Endian)

Edge Size	A2..A0	Left Edge	Right Edge
8	000	1111 1111	0000 0001
8	001	1111 1110	0000 0011
8	010	1111 1100	0000 0111
8	011	1111 1000	0000 1111
8	100	1111 0000	0001 1111
8	101	1110 0000	0011 1111
8	110	1100 0000	0111 1111
8	111	1000 0000	1111 1111
16	00x	1111	0001
16	01x	1110	0011
16	10x	1100	0111
16	11x	1000	1111
32	0xx	11	01
32	1xx	10	11

### 13.5.9 Pixel Component Distance (PDIST)

opcode	opf	operation
PDIST	0 0011 1110	distance between 8 8-bit components

#### Format (3):

10	rd	11 0110	rs1	opf	rs2
31 30 29	25 24	19 18	14 13	5 4	0

#### Suggested Assembly Language Syntax

```
pdist    fregrs1, fregrs2, fregrd
```

#### Description:

Eight unsigned 8-bit values are contained in the 64-bit *rs1* and *rs2* registers. The corresponding 8-bit values in *rs1* and *rs2* are subtracted (i.e.,  $rs1 - rs2$ ). The sum of the absolute value of each difference is added to the integer in the 64-bit *rd* register. The result is stored in *rd*. Typically, this instruction is used for motion estimation in video compression algorithms.

---

**Note:** For good performance, the *rd* operand of PDIST should not reference the result of a nonPDIST instruction in the previous two instruction groups.

---

**Traps:***fp\_disabled***13.5.10 Three-Dimensional Array Addressing Instructions**

opcode	opf	operation
ARRAY8	0 0001 0000	Convert 8-bit 3-D address to blocked byte address
ARRAY16	0 0001 0010	Convert 16-bit 3-D address to blocked byte address
ARRAY32	0 0001 0100	Convert 32-bit 3-D address to blocked byte address

**Format (3):**

10	rd	11 0110	rs1	opf	rs2
31 30 29	25 24	19 18	14 13	5 4	0

Suggested Assembly Language Syntax	
array8	<i>reg<sub>rs1</sub>, reg<sub>rs2</sub>, reg<sub>rd</sub></i>
array16	<i>reg<sub>rs1</sub>, reg<sub>rs2</sub>, reg<sub>rd</sub></i>
array32	<i>reg<sub>rs1</sub>, reg<sub>rs2</sub>, reg<sub>rd</sub></i>

**Description:**

These instructions convert three dimensional (3D) fixed-point addresses contained in *rs1* to a blocked-byte address; they store the result in *rd*. Fixed-point addresses typically are used for address interpolation for planar reformatting operations. Blocking is performed at the 64-byte level to maximize external cache block reuse, and at the 64k-byte level to maximize TLB entry reuse, regardless of the orientation of the address interpolation. These instructions specify an element size of 8 (ARRAY8), 16 (ARRAY16) or 32 bits (ARRAY32). The *rs2* operand specifies the power-of-two size of the X and Y dimensions of a 3D image array. The legal values for *rs2* and their meanings are shown in the following table. Illegal values will produce undefined results in the *rd* register.

<i>rs2</i> Value	Number of Elements
0	64
1	128
2	256
3	512
4	1,024
5	2,048

Figure 13-15 shows the format of *rs1*.




Figure 13-15 Three Dimensional Array Fixed-Point Address Format

The integer parts of X, Y, and Z are converted to the following blocked-address formats:




Figure 13-16 Three Dimensional Array Blocked-Address Format (Array8)




Figure 13-17 Three Dimensional Array Blocked-Address Format (Array16)




Figure 13-18 Three Dimensional Array Blocked-Address Format (Array32)

The bits above Z upper are set to zero. The number of zeros in the least significant bits is determined by the element size. An element size of eight bits has no zeros, an element size of 16-bits has one zero, and an element size of 32-bits has two zeros. Bits in X and Y above the size specified by *rs2* are ignored.

---

**Note:** To maximize reuse of E-Cache and TLB data, software should block array references for large images to the 64 KB level. This means processing elements within a 32x64x64 block.

---

The following code fragment shows assembly of components along an interpolated line at the rate of one component per clock on UltraSPARC:

*Code Example 13-4* Assembly of Components Along an Interpolated Line

```
add      Addr, DeltaAddr, Addr
array8   Addr, %g0, bAddr
ldda     [bAddr] ASI_FL8_PRIMARY, data
faligndata data, accum, accum
```

**Traps:**

*None*

## 13.6 Memory Access Instructions

### 13.6.1 Partial Store Instructions

Opcode	imm_asi	ASI Value	Operation
STDFA	ASI_PST8_P	C0 <sub>16</sub>	Eight 8-bit conditional stores to primary address space
STDFA	ASI_PST8_S	C1 <sub>16</sub>	Eight 8-bit conditional stores to secondary address space
STDFA	ASI_PST8_PL	C8 <sub>16</sub>	Eight 8-bit conditional stores to primary address space, little-endian
STDFA	ASI_PST8_SL	C9 <sub>16</sub>	Eight 8-bit conditional stores to secondary address space, little-endian
STDFA	ASI_PST16_P	C2 <sub>16</sub>	Four 16-bit conditional stores to primary address space
STDFA	ASI_PST16_S	C3 <sub>16</sub>	Four 16-bit conditional stores to secondary address space
STDFA	ASI_PST16_PL	CA <sub>16</sub>	Four 16-bit conditional stores to primary address space, little-endian
STDFA	ASI_PST16_SL	CB <sub>16</sub>	Four 16-bit conditional stores to secondary address space, little-endian
STDFA	ASI_PST32_P	C4 <sub>16</sub>	Two 32-bit conditional stores to primary address space
STDFA	ASI_PST32_S	C5 <sub>16</sub>	Two 32-bit conditional stores to secondary address space
STDFA	ASI_PST832_PL	CC <sub>16</sub>	Two 32-bit conditional stores to primary address space, little-endian
STDFA	ASI_PST832_SL	CD <sub>16</sub>	Two 32-bit conditional stores to secondary address space, little-endian

#### Format (3):

11	rd	11 0111	rs1	i=0	imm_asi	rs2
31 30 29	25 24	19 18	14 13 12		5 4	0

#### Suggested Assembly Language Syntax

```
stda    fregrd, [regrs1] regrs2, imm_asi
```

#### Description:

The partial store instructions are selected by using one of the partial store ASIs with the STDA instruction.

Two 32-bit, four 16-bit or eight 8-bit values from the 64-bit *rd* register are conditionally stored at the address specified by *rs1* using the mask specified by *rs2*. The value in *rs2* has the same format as the result generated by the pixel compare instructions (see Section 13.5.7, “Pixel Compare Instructions,” on page 217). The

most significant bit of the mask (not the entire register) corresponds to the most significant part of the *rs1* register. The data is stored in little-endian form in memory if the ASI name has a “\_LITTLE” suffix; otherwise, it is big-endian.

---

**Note:** If the byte ordering is little-endian, the byte enables generated by this instruction are swapped with respect to big-endian.

---

**Traps:**

*fp\_disabled*

*mem\_address\_not\_aligned*

*data\_access\_exception*

*PA\_watchpoint*

*VA\_watchpoint*

*illegal\_instruction* (when  $i = 1$ , no immediate mode is supported. This is not checked if there is a *data\_access\_exception* for a non-STDFA opcode).

### 13.6.2 Short Floating-Point Load and Store Instructions

Opcode	imm_asi	ASI Value	Operation
LDDFA STDFA	ASI_FL8_P	D0 <sub>16</sub>	8-bit load/store from/to primary address space
LDDFA STDFA	ASI_FL8_S	D1 <sub>16</sub>	8-bit load/store from/to secondary address space
LDDFA STDFA	ASI_FL8_PL	D8 <sub>16</sub>	8-bit load/store from/to primary address space, little-endian
LDDFA STDFA	ASI_FL8_SL	D9 <sub>16</sub>	8-bit load/store from/to secondary address space, little-endian
LDDFA STDFA	ASI_FL16_P	D2 <sub>16</sub>	16-bit load/store from/to primary address space
LDDFA STDFA	ASI_FL16_S	D3 <sub>16</sub>	16-bit load/store from/to secondary address space
LDDFA STDFA	ASI_FL16_PL	DA <sub>16</sub>	16-bit load/store from/to primary address space, little-endian
LDDFA STDFA	ASI_FL16_SL	DB <sub>16</sub>	16-bit load/store from/to secondary address space, little-endian

#### Format (3) LDDFA

11	rd	11 0011	rs1	i=0	imm_asi	rs2
11	rd	11 0011	rs1	i=1	simm_13	
31 30 29	25 24	19 18	14	13 12	5 4	0

#### Format (3) STDFA

11	rd	11 0111	rs1	i=0	imm_asi	rs2
11	rd	11 0111	rs1	i=1	simm_13	
31 30 29	25 24	19 18	14	13 12	5 4	0

Suggested Assembly Language Syntax	
ldda	[reg_addr] imm_asi, freg <sub>rd</sub>
ldda	[reg_plus_imm] %asi, freg <sub>rd</sub>
stda	freg <sub>rd</sub> , [reg_addr] imm_asi
stda	freg <sub>rd</sub> , [reg_plus_imm] %asi

#### Description:

Short floating-point load and store instructions are selected by using one of the short ASIs with the LDDA and STDA instructions.

These ASIs allow 8- and 16-bit loads or stores to be performed to the floating-point registers. Eight-bit loads can be performed to arbitrary byte addresses. For sixteen bit loads, the least significant bit of the address must be zero, or a *mem\_not\_aligned* trap is taken. Short loads are zero-extended to the full floating point register. Short stores access the low order 8 or 16 bits of the register.

Little-endian ASIs transfer data in little-endian format in memory; otherwise, memory is assumed to big-endian. Short loads and stores typically are used with the FALIGNDATA instruction (see Section 13.5.5, "Alignment Instructions," on page 214) to assemble or store 64 bits of non-contiguous components.

**Traps:**

*fp\_disabled*

*PA\_watchpoint*

*VA\_watchpoint*

*mem\_address\_not\_aligned* (Checked for opcode implied alignment if the opcode is not LDFA or STDFA)

### 13.6.3 Atomic Quad Load

Opcode	imm_asi	ASI Value	Operation
LDDA	ASI_NUCLEUS_QUAD_LDD	24 <sub>16</sub>	128-bit atomic load
LDDA	ASI_NUCLEUS_QUAD_LDD_L	2C <sub>16</sub>	128-bit atomic load, little endian

#### Format (3) LDDA:

11	rd	01 0011	rs1	i=0	imm_asi	rs2
11	rd	01 0011	rs1	i=1	simm_13	
31 30 29	25 24	19 18	14	13 12	5 4	0

Suggested Assembly Language Syntax	
ldda	[reg_addr] imm_asi, reg_rd
ldda	[reg_plus_imm] %asi, reg_rd

#### Description:

These ASIs are used with the LDDA instruction to atomically read a 128-bit data item. They are intended to be used by the TLB miss handler to access TSB entries without requiring locks. The data is placed in an even/odd pair of 64-bit integer registers. The lowest address 64-bits is placed in the even register; the highest address 64-bits is placed in the odd register. The reference will be made from the nucleus context. In addition to the usual traps for LDDA using a privileged ASI, a *data\_access\_exception* trap will be taken for a noncacheable access, or use with any instruction other than LDDA. A *mem\_address\_not\_aligned* trap will be taken if the access is not aligned on a 128-bit boundary.

#### Traps:

*fp\_disabled*

*PA\_watchpoint*

*VA\_watchpoint*


*mem\_address\_not\_aligned* (Checked for opcode implied alignment if the opcode is not LDFA or STDFA)

*data\_access\_exception*

## 13.6.4 Block Load and Store Instructions

Opcode	imm_asi	ASI Value	Operation
LDDFA STDFA	ASI_BLK_AIUP	70 <sub>16</sub>	64-byte block load/store from/ to primary address space, user privilege
LDDFA STDFA	ASI_BLK_AIUS	71 <sub>16</sub>	64-byte block load/store from/ to secondary address space, user privilege
LDDFA STDFA	ASI_BLK_AIUPL	78 <sub>16</sub>	64-byte block load/store from/ to primary address space, user privilege, little-endian
LDDFA STDFA	ASI_BLK_AIUSL	79 <sub>16</sub>	64-byte block load/store from/ to secondary address space, user privilege, little-endian
LDDFA STDFA	ASI_BLK_P	F0 <sub>16</sub>	64-byte block load/store from/to primary address space
LDDFA STDFA	ASI_BLK_S	F1 <sub>16</sub>	64-byte block load/store from/ to secondary address space
LDDFA STDFA	ASI_BLK_PL	F8 <sub>16</sub>	64-byte block load/store from/to primary address space, little-endian
LDDFA STDFA	ASI_BLK_SL	F9 <sub>16</sub>	64-byte block load/store from/to secondary address space, little-endian
STDFA	ASI_BLK_COMMIT_P	E0 <sub>16</sub>	64-byte block commit store to primary address space
STDFA	ASI_BLK_COMMIT_S	E1 <sub>16</sub>	64-byte block commit store to secondary address space

### Format (3) LDDFA:



### Format (3) STDFA:



Suggested Assembly Language Syntax	
ldda	[reg_addr] imm_asi, freg <sub>rd</sub>
ldda	[reg_plus_imm] %asi, freg <sub>rd</sub>
stda	freg <sub>rd</sub> , [reg_addr] imm_asi
stda	freg <sub>rd</sub> , [reg_plus_imm] %asi

**Description:**

Block load and store instructions are selected by using one of the block transfer ASIs with the LDDA and STDA instructions. These ASIs allow block loads or stores to be performed to the same address spaces as normal loads and stores. Little-endian ASIs access data in little-endian format, otherwise the access is assumed to be big-endian. The byte swapping is performed separately for each of the eight double-precision registers used by the instruction. Endianness does not matter if these instructions are being used for block copy.

Block stores with commit force the data to be written to memory and invalidate copies in all caches, if present. As a result, block commit stores maintain coherency with the I-Cache unlike other stores. They do not, however, flush instructions that have already been fetched into the pipeline. Execute a FLUSH, DONE, or RE-TRY instruction to flush the pipeline before executing the modified code.

LDDA with a block transfer ASI loads 64 bytes of data from a 64-byte aligned memory area into eight double-precision floating-point registers specified by *freq<sub>rd</sub>*. The lowest addressed eight bytes in memory are loaded into the lowest numbered double-precision *rd* register. An *illegal\_instruction* trap is taken if the floating-point registers are not aligned on an eight-double-precision register boundary. The least significant 6 bits of the address must be zero or a *mem\_address\_not\_aligned* trap is taken.

STDA with a block transfer ASI stores data from eight double-precision floating-point registers specified by *rs1* to a 64 byte aligned memory area. The lowest addressed eight bytes in memory are stored from the lowest numbered double precision *freq*. An *illegal\_instruction* trap is taken if the floating-point registers are not aligned on an eight register boundary. The least significant 6 bits of the address must be zero, or a *mem\_address\_not\_aligned* trap is taken.

**Traps:**

*fp\_disabled*

*illegal\_instruction* (nonaligned *rd*. Not checked if opcode is not LDFA or STDFA)

*data\_access\_exception*

*mem\_address\_not\_aligned* (Checked for opcode implied alignment if the opcode is not LDFA or STDFA)

*PA\_watchpoint*

*VA\_watchpoint*

---

**Note:** These instructions are used for transferring large blocks of data (more than 256 bytes); for example, BCOPY and BFILL. On UltraSPARC they do not allocate in the D-Cache or E-Cache on a miss. UltraSPARC updates the E-Cache on a hit. UltraSPARC allows one BLD and two BSTs to be outstanding on the interconnect at one time.

---

To simplify the implementation, BLD destination registers may or may not interlock like ordinary load instructions. Before referencing the block load data, a second BLD (to a different set of registers) or a MEMBAR #Sync must be performed. If a second BLD is used to synchronize with returning data, then UltraSPARC continues execution before all data has been returned. The lowest number register being loaded may be referenced in the first instruction group following the second BLD, the second lowest number register may be referenced in the second group, and so on. If this rule is violated, data from before or after the load may be returned.

Similarly, BST source data registers are not interlocked against completion of previous load instructions (even if a second BLD has been performed). The previous load data must be referenced by some other intervening instruction, or an intervening MEMBAR #Sync must be performed. If the programmer violates these rules, data from before or after the load may be used. UltraSPARC continues execution before all of the store data has been transferred. If store data registers are overwritten before the next block store or MEMBAR #Sync instruction, then the following rule must be observed. The first register can be overwritten in the same instruction group as the BST, the second register can be overwritten in the instruction group following the block store and so on. If this rule is violated, the store may store correct data or the overwritten data.

There must be a MEMBAR #Sync or a trap following a BST before executing a DONE, RETRY, or WRPR to PSTATE instruction. If this rule is violated, instructions after the DONE, RETRY, or WRPR to PSTATE may not see the effects of the updated PSTATE.

BLD does not follow memory model ordering with respect to stores. In particular, read-after-write and write-after-read hazards to overlapping addresses are not detected. The side effects bit associated with the access is ignored (see Section 6.2, "Translation Table Entry (TTE)," on page 41). If ordering with respect to earlier stores is important (for example, a block load that overlaps previous stores), then there must be an intervening MEMBAR #StoreLoad or stronger MEMBAR. If ordering with respect to later stores is important (e.g. a block load that overlaps a subsequent store), then there must be an intervening MEMBAR #LoadStore or reference to the block load data. This restriction does not apply when a trap is

taken, so the trap handler need not consider pending block loads. If the BLD overlaps a previous or later store and there is no intervening MEMBAR, trap, or data reference, the BLD may return data from before or after the store.

BST does not follow memory model ordering with respect to loads, stores or flushes. In particular, read-after-write, write-after-write, flush after write and write-after-read hazards to overlapping addresses are not detected. The side effects bit associated with the access is ignored. If ordering with respect to earlier or later loads or stores is important then there must be an intervening reference to the load data (for earlier loads), or appropriate MEMBAR instruction. This restriction does not apply when a trap is taken, so the trap handler does not have to worry about pending block stores. If the BST overlaps a previous load and there is no intervening load data reference or MEMBAR #LoadStore instruction, the load may return data from before or after the store and the contents of the block are undefined. If the BST overlaps a later load and there is no intervening trap or MEMBAR #StoreLoad instruction, the contents of the block are undefined. If the BST overlaps a later store or flush and there is no intervening trap or MEMBAR #StoreStore instruction, the contents of the block are undefined.

Block load and store operations do not obey the ordering restrictions of the currently selected processor memory model (TSO, PSO, or RMO); block operations always execute under an RMO memory ordering model. Explicit MEMBAR instructions are required to order block operations among themselves or with respect to normal loads and stores. In addition, block operations do not conform to dependence order on the issuing processor; that is, no read-after-write or writer-after-read checking occurs between block loads and stores. Explicit MEMBARs are required to enforce dependence ordering between block operations that reference the same address.

Typically, BLD and BST will be used in loops where software can ensure that there is no overlap between the data being loaded and the data being stored. The loop will be preceded and followed by the appropriate MEMBARs to ensure that there are no hazards with loads and stores outside the loops. Code Example 13-5 on page 234 illustrates the inner loop of a byte-aligned block copy operation.

*Code Example 13-5* Byte-Aligned Block Copy Inner Loop

Note that the loop must be unrolled two times to achieve maximum performance. All FP registers are double-precision. Eight versions of this loop are needed to handle all the cases of double word misalignment between the source and destination.

```
loop:
    faligndata    %f0, %f2, %f34
    faligndata    %f2, %f4, %f36
    faligndata    %f4, %f6, %f38
    faligndata    %f6, %f8, %f40
    faligndata    %f8, %f10, %f42
    faligndata    %f10, %f12, %f44
    faligndata    %f12, %f14, %f46
    addcc         10, -1, 10
    bg,pt         l1
    fmovd         %f14, %f48
    (end of loop handling)
l1: ldda         [regaddr] ASI_BLK_P, %f0
    stda         %f32, [regaddr] ASI_BLK_P
    faligndata    %f48, %f16, %f32
    faligndata    %f16, %f18, %f34
    faligndata    %f18, %f20, %f36
    faligndata    %f20, %f22, %f38
    faligndata    %f22, %f24, %f40
    faligndata    %f24, %f26, %f42
    faligndata    %f26, %f28, %f44
    faligndata    %f28, %f30, %f46
    addcc         10, -1, 10
    be,pnt       done
    fmovd         %f30, %f48
    ldda         [regaddr] ASI_BLK_P, %f16
    stda         %f32, [regaddr] ASI_BLK_P
    ba           loop
    faligndata    %f48, %f0, %f32
done:  (end of loop processing)
```

## 14.1 SPARC-V9 General Information

### 14.1.1 Level-2 Compliance (Impdep #1)

UltraSPARC is designed to meet Level-2 SPARC-V9 compliance. It

- Correctly interprets all non-privileged operations, and
- Correctly interprets all privileged elements of the architecture.

---

**Note:** System emulation routines (for example, quad-precision floating-point operations) shipped with UltraSPARC also must be Level-2 compliant.

---

### 14.1.2 Unimplemented Opcodes, ASIs, and ILLTRAP

SPARC-V9 unimplemented, *reserved*, ILLTRAP opcodes, and instructions with invalid values in *reserved* fields (other than *reserved* FPop or fields in graphics instructions that reference floating-point registers and the *reserved* field in the Tcc instruction) encountered during execution cause an *illegal\_instruction* trap. The *reserved* field in the Tcc instruction is not checked because SPARC-V8 did not reserve this field. Reserved FPop and invalid values in *reserved* fields in graphics instructions that reference floating-point registers cause an *fp\_exception\_other* (with *FSR.ftt=unimplemented\_FPop*) trap. Unimplemented and *reserved* ASI values cause a *data\_access\_exception* trap.

### 14.1.3 Trap Levels (*Impdep #37, 38, 39, 40, 114, 115*)

UltraSPARC supports five trap levels; that is, MAXTL=5. Normal execution is at TL0. Traps at MAXTL-1 cause the CPU to enter RED\_state. If a trap is generated while the CPU is operating at TL = MAXTL, the CPU will enter error\_state and generate a Watchdog Reset (WDR). CWP updates for window traps that cause enter error\_state are the same as when error\_state is not entered.

---

**Note:** The RED\_state trap vector address (RSTVaddr) is 256MB below the top of the virtual address space; this is, at virtual address FFFF FFFF F000 0000<sub>16</sub>, which is passed through to physical address 1FF F000 0000<sub>16</sub> in RED\_state.

---

A processor normally executes at trap level 0 (execute\_state, TL0). The trap handling mechanism in SPARC-V9 differs from SPARC-V8 when a trap or error condition is encountered at TL0. In SPARC-V8, the CPU enters trap state and system (privileged) software must save enough processor state to guarantee that any error condition detected while in the trap handler will not put the CPU into error\_state (i.e. cause a reset). Then the trap routine is entered to process the erroneous condition. Upon completion of trap processing, the state of the CPU is restored before returning to the offending code or terminating the process. This time-consuming operation is necessary because SPARC-V8 does not support nested traps.

In SPARC-V9, a trap brings the CPU into the next higher trap level. The most important machine states (PC, next PC, PSTATE) are saved on the trap stack. There is one set of trap state registers for each trap level, so that entering into a higher trap level is a very fast and efficient process. Then the trap (or error) condition is processed.

For a complete description of traps and RED\_state handling, see Section 10.3, "Machine State after Reset and in RED\_state," on page 171.

### 14.1.4 Trap Handling (*Impdep #16, 32, 33, 35, 36, 44*)

UltraSPARC supports precise trap handling for all operations except for deferred or disrupting traps from hardware failures encountered during memory accesses. These failures are discussed in Section 11.2, "Memory Errors," on page 178.

UltraSPARC implements precise traps, interrupts, and exceptions for all instructions, including long latency floating-point operations. Five traps levels are supported, which allows graceful recovery from faults. The trap levels are shown in Figure 14-1. UltraSPARC can efficiently execute kernel code even in the event of

multiple nested traps, promoting processor efficiency while dramatically reducing the system overhead needed for trap handling. Three sets of alternate globals are selected for different kinds of traps:

- MMU globals for memory faults
- Interrupt globals, and
- Alternate globals for all other exceptions.

This further increases OS performance, providing fast trap execution by avoiding the need to save and restore registers while processing exceptions.




Figure 14-1 Nested Trap Levels

All traps supported in UltraSPARC are listed in Table 8-6, “Traps Supported in UltraSPARC,” on page 158.

### 14.1.5 SIGM Support (Impdep #116)

UltraSPARC initiates a Software-Initiated Reset (SIR) by executing a SIGM instruction while in privileged mode. When in non-privileged mode, SIGM behaves as a NOP. See also Section 10.1.3, “Software-Initiated Reset (SIR),” on page 171.

### 14.1.6 44-bit Virtual Address Space

UltraSPARC supports a 44-bit subset of the full 64-bit virtual address space. Although the full 64 bits are generated and stored in integer registers, legal addresses are restricted to two equal halves at the extreme lower and upper portions of the full virtual address space. Virtual addresses between  $0000\ 08FF\ FFFF\ FFFF_{16}$

and FFFF F7FF FFFF FFFF<sub>16</sub> inclusive are termed “out-of-range” and are illegal. Address translation and MMU related descriptions can be found in Section 4.2, “Virtual Address Translation,” on page 21.




Figure 14-2 UltraSPARC's 44-bit Virtual Address Space, with Hole (Same as Figure 4-2)

---

**Note:** Throughout this document, when virtual address fields are specified as 64-bit quantities, they are assumed to be sign-extended based on VA<43>.

---

A number of state registers are affected by the reduced virtual address space. TBA, TPC, TNPC, VA and PA watchpoint, and DMMU SFAR registers are 44-bits, sign-extended to 64-bits on read accesses. No checks are done when these registers are written by software. It is the responsibility of privileged software to properly update these registers.

An out of range address during an instruction access causes an *instruction\_access\_exception* trap if PSTATE.AM is not set.

If the target address of a JMWPL or RETURN instruction is an out-of-range address and PSTATE.AM is not set, a trap is generated with the PC = the address of the JMWPL or RETURN instruction and the trap type in the I-MMU SFSR register. This *instruction\_access\_exception* trap is lower priority than other traps on the JMWPL or RETURN (*illegal\_instruction* due to nonzero reserved fields in the JMWPL or RETURN, *mem\_address\_not\_aligned* trap, or *window\_fill* trap), because it really applies to the target. The trap handler can determine the out-of-range address by decoding the JMWPL instruction from the code.

All other control transfer instructions trap on the PC of the target instruction along with different status in the I-MMU SFSR register. Because the PC is sign-extended to 64 bits, the trap handler must adjust the PC value to compute the fault-

ing address by XORing ones into the upper 20 bits. See also Section 6.9.4, “I-/D-MMU Synchronous Fault Status Registers (SFSR),” on page 58 and Section 6.9.5, “I-/D-MMU Synchronous Fault Address Registers (SFAR),” on page 60.

When a trap occurs on the delay slot of a taken branch or call whose target is out-of-range, or the last instruction below the VA hole, UltraSPARC records the fact that nPC points to an out of range instruction. If the trap handler executes a DONE or RETRY without saving nPC, the *instruction\_access\_exception* trap will be taken when the instruction at nPC is executed. If nPC is saved and subsequently restored by the trap handler, the fact that nPC points to an out of range instruction is lost. To guarantee that all out of range instruction accesses will cause traps, software should not map addresses within  $2^{31}$  bytes of either side of the VA hole as executable.

An out of range address during a data access will result in a *data\_access\_exception* trap if PSTATE.AM is not set. Because the D-MMU SFAR contains only 44 bits, the trap handler must decode the load or store instruction if the full 64-bit virtual address is needed. See also Section 6.9.4, “I-/D-MMU Synchronous Fault Status Registers (SFSR),” on page 58 and Section 6.9.5, “I-/D-MMU Synchronous Fault Address Registers (SFAR),” on page 60.

### 14.1.7 TICK Register

UltraSPARC implements a 63-bit TICK counter. For the state of this register at reset, see Table 10-1, “Machine State After Reset and in RED\_state,” on page 172.

Table 14-1 TICK Register Format

Bits	Field	Use	RW
<63>	NPT	Non-privileged Trap enable	RW
<62:0>	counter	Elapsed CPU clock cycle counter	RW

**NPT:** Non-privileged Trap enable. If set, an attempt by non-privileged software to read the TICK register causes a *privileged\_action* trap. If clear, nonprivileged software can read this register with the RDTICK instruction. This register can only be written by privileged software. A write attempt by nonprivileged software causes a *privileged\_action* trap.

**counter:** 63-bit elapsed CPU clock cycle counter.

---

**Note:** TICK.NPT is set and TICK.counter is cleared after both a Power-On-Reset (POR) and an Externally Initiated Reset (XIR).

---

### 14.1.8 Population Count Instruction (POPC)

The population count instruction is not directly executed in hardware; it is emulated in software.

### 14.1.9 Secure Software

To establish an enhanced security environment, it may be necessary to initialize certain processor states between contexts. Examples of such states are the contents of integer and floating-point register files, condition codes, and state registers. See also Section 14.2.2, “Clean Window Handling (Impdep #102).”

### 14.1.10 Address Masking (Impdep #125)

When PSTATE.AM=1, the value of the high-order 32-bits of the PC transmitted to the specified destination register(s) by CALL, JMPL, RDPC, and on a trap is zero.

## 14.2 SPARC-V9 Integer Operations

### 14.2.1 Integer Register File and Window Control Registers (Impdep #2)

UltraSPARC implements an eight window 64-bit integer register file; that is, NWINDOWS = 8. UltraSPARC truncates values stored in the CWP, CANSAVE, CANRESTORE, CLEANWIN, and OTHERWIN registers to three bits. This includes implicit updates to these registers by SAVE(D) and RESTORE(D) instructions. The upper two bits of these registers read as zero.

### 14.2.2 Clean Window Handling (Impdep #102)

SPARC-V9 introduced the concept of “clean window” to enhance security and integrity during program execution. A clean window is defined to be a register window that contains either all zeroes or addresses and data that belong to the current context. The CLEANWIN register records the number of available clean windows.

When a SAVE instruction requests a window, and there are no more clean windows, a *clean\_window* trap is generated. System software must then initialize all registers in the next available window(s) to zero before returning to the requesting context.

### 14.2.3 Integer Multiply and Divide

Integer multiplications (MULSc, SMUL{cc}, MULX) and divisions (SDIV{cc}, UDIV{cc}, UDIVX) are executed directly in hardware.

Multiplications are done 2 bits at a time with early exit when the final result is generated. Divisions use a 1-bit non-restoring division algorithm.

---

**Note:** For best performance, the smaller of the two operands of a multiply should be the rs1 operand.

---

### 14.2.4 Version Register (Impdep #2, 13, 101, 104)

Consult the product data sheet for the content of the Version Register for an implementation. For the state of this register after resets, see Table 10-1, “Machine State After Reset and in RED\_state,” on page 172.

Table 14-2 Version Register Format

Bits	Field	Use	RW
<63:48>	<i>manuf</i>	Manufacturer identification	R
<47:32>	<i>impl</i>	Implementation identification	R
<31:24>	<i>mask</i>	Mask set version	R
<23:16>	<i>Reserved</i>	—	R
<15:8>	<i>maxtl</i>	Maximum trap level supported	R
<7:5>	<i>Reserved</i>	—	R
<4:0>	<i>maxwin</i>	Maximum number of windows of integer register file.	R

**manuf:** 16-bit manufacturer code, 0017<sub>16</sub> (TI JEDEC number), that identifies the manufacturer of an UltraSPARC CPU.

**impl:** 16-bit implementation code, 0010<sub>16</sub>, that uniquely identifies an UltraSPARC-class CPU. Table 14-3 shows the VER.impl values for each UltraSPARC model.

Table 14-3 VER.impl Values by UltraSPARC Model

	UltraSPARC-I	UltraSPARC-II
<b>VER.impl</b>	0010 <sub>16</sub>	0011 <sub>16</sub>

**mask:** 8-bit mask set revision number that identifies the mask set revision of this UltraSPARC. This is subdivided into a 4 bit major mask number <31:28> and a 4-bit minor mask number <27:24>. The major number starts at zero

and is incremented for each all-layer mask revision. The minor number starts at zero for each major revision, and is incremented for each less-than-all-layer mask revision.

**maxtl:** Maximum number of supported trap levels beyond level 0. This is the same as the largest possible value for the TL register. For UltraSPARC,  $\text{maxtl}=5$ .

**maxwin:** Maximum index number available for use as a valid CWP value. The value is  $\text{NWINDOWS}-1$ ; for UltraSPARC  $\text{maxwin}=7$ .

## 14.3 SPARC-V9 Floating-Point Operations

### 14.3.1 Subnormal Operands & Results; Non-standard Operation

UltraSPARC handles some cases of subnormal operands or results directly in hardware and traps on the rest. In the trapping cases, an *fp\_exception\_other* (with *FSR.ftt=2*, *unfinished\_FPop*) trap is signalled and these operations are handled in system software. The unfinished trapping cases are listed in Table 14-4, and Table 14-5.

Because trapping on subnormal operands and results can be quite costly, UltraSPARC supports the non-standard result option of the SPARC-V9 architecture. If  $\text{FSR.NS} = 1$ , subnormal operands or results encountered in trapping cases are flushed to zero and the *unfinished\_FPop* floating-point trap type are not taken.

#### 14.3.1.1 Subnormal Operands

If  $\text{FSR.NS}=1$ , the subnormal operands of these operations are replaced by zeroes with the same sign. An inexact exception is signalled in this case, which causes an *fp\_exception\_ieee\_754* trap if enabled by *FSR.TEM*. If  $\text{FSR.NS}=0$ , subnormal operands generate traps according to Table 14-4 on page 243.  $E_R$  is the biased exponent of the result before rounding.

Table 14-4 Subnormal Operand Trapping Cases (NS=0)

Operations	One Subnormal Operand	Two Subnormal Operands
F(sd)TO(ix) F(sd)TO(ds) FSQRT(sd)	Unfinished trap always	—
FADD/SUB(sd) FSMULD	Unfinished trap always	Unfinished trap always
FMUL(sd) FDIV(sd)	Unfinished trap if no overflow and: -25 < E <sub>R</sub> (SP); -54 < E <sub>R</sub> (DP)	Unfinished trap always

### 14.3.1.2 Subnormal Results

If FSR.NS=1, the subnormal results are replaced by zero with the same sign. Underflow and inexact exceptions are signalled in this case. This will cause an *fp\_exception\_ieee\_754* trap if enabled by FSR.TEM (only *ufc* will be set in FSR.cexc when underflow trap is enabled, otherwise only *nxc* will be set when inexact trap is enabled). If FSR.NS=0, then subnormal results generate traps according to Table 14-5. For FDTOS and FADD, E<sub>R</sub> is the biased exponent of the result before rounding. For multiply, E<sub>R</sub> is the biased sum of the exponents plus one. For divide, E<sub>R</sub> is the biased difference of the exponents of the operands.

Table 14-5 Subnormal Result Trapping Cases (NS=0)

Operations	Trap
FDTOS	Unfinished trap if:
FADD/SUB(sd)	-25 < E <sub>R</sub> < 1 (SP)
FMUL(sd)	-54 < E <sub>R</sub> < 1 (DP)
FDIV(sd)	Unfinished trap if:
	-25 < E <sub>R</sub> ≤ 1 (SP)
	-54 < E <sub>R</sub> ≤ 1 (DP)

### 14.3.2 Overflow, Underflow, and Inexact Traps (Impdep #3, 55)

UltraSPARC implements precise floating-point exception handling. Underflow is detected before rounding. Prediction of overflow, underflow and inexact traps for divide and square root is used to simplify the hardware.

For divide, pessimistic prediction occurs when underflow/overflow can not be determined from examining the source operand exponents. For divide and square root, pessimistic prediction of inexact occurs unless one of the operands is a zero, NAN or infinity. When pessimistic prediction occurs and the exception is

enabled, an *fp\_exception\_other* (with *FSR.ftt=2*, *unfinished\_FPop*) trap is generated. System software will properly handle these cases and resume execution. If the exception is not enabled, the actual result status is used to update the *aexec* bits of the *fsr*.

---

**Note:** Major performance degradation may be observed while running with the inexact exception enabled.

---

### 14.3.3 Quad-Precision Floating-Point Operations (Impdep #3)

All quad-precision floating-point instructions, listed in Table 14-6, cause an *fp\_exception\_other* (with *FSR.ftt=3*, *unimplemented\_FPop*) trap. These operations are emulated in system software.

Table 14-6 Unimplemented Quad-Precision Floating-Point Instructions

Instruction	Description
F{s,d}TOq	Convert single-/double- to quad-precision floating-point
F{i,x}TOq	Convert 32-/64-bit integer to quad-precision floating-point
FqTO{s,d}	Convert quad- to single-/double-precision floating-point
FqTO{i,x}	Convert quad-precision floating-point to 32-/64-bit integer
FCMP{E}q	Quad-precision floating-point compares
FMOVq	Quad-precision floating-point move
FMOVqcc	Quad-precision floating-point move, if condition is satisfied
FMOVqr	Quad-precision floating-point move if register match condition
FABSq	Quad-precision floating-point absolute value
FADDq	Quad-precision floating-point addition
FDIVq	Quad-precision floating-point division
FdMULq	Double- to quad-precision floating-point multiply
FMULq	Quad-precision floating-point multiply
FNEGq	Quad-precision floating-point negation
FSQRTq	Quad-precision floating-point square root
FSUBq	Quad-precision floating-point subtraction

### 14.3.4 Floating Point Upper and Lower Dirty Bits in FPRS Register

The *FPRS\_dirty\_upper* (DU) and *FPRS\_dirty\_lower* (DL) bits in the Floating-Point Registers State (FPRS) Register are set when an instruction that modifies the corresponding upper and lower half of the floating-point register file is dispatched. Floating-point register file modifying instructions include floating-point operate, graphics, floating-point loads and block load instructions.

The FPRS.DU and FPRS.DL may be set pessimistically, even though the instruction that modified the floating-point register file is nullified.

### 14.3.5 Floating-Point Status Register (FSR) (Impdep #13, 19, 22, 23, 24)

UltraSPARC supports precise-traps and implements all three exception fields (TEM, *cexc*, and *aexc*) conforming to IEEE Std 754-1985. The state of the FSR after reset is documented in Table 10-1, “Machine State After Reset and in RED\_state,” on page 172.

Table 14-7 Floating-Point Status Register Format

Bits	Field	Use	RW
<63:38>	<i>Reserved</i>	—	R
<37:36>	<i>fcc3</i>	Floating-point condition code (set 3)	RW
<35:34>	<i>fcc2</i>	Floating-point condition code (set 2)	RW
<33:32>	<i>fcc1</i>	Floating-point condition code (set 1)	RW
<31:30>	RD	Rounding direction	RW
<29:28>	<i>u</i>	<i>Unused</i>	R
<27:23>	TEM	IEEE-754 trap enable mask	RW
<22>	NS	Non-standard floating-point results	R
<21:20>	<i>Reserved</i>	—	R
<19:17>	ver	FPU version number	R
<16:14>	fit	Floating-point trap type	RW
<13:>	qne	Floating-point deferred-trap queue (FQ) not empty	RW
<12>	<i>u</i>	<i>Unused</i>	R
<11:10>	<i>fcc0</i>	Floating-point condition code (set 0)	RW
<9:5>	<i>aexc</i>	Accumulated outstanding exceptions	RW
<4:0>	<i>cexc</i>	Current outstanding exceptions	RW

**u:** Unused field, read as 0.

---

**Note:** The LD{X}FSR instruction should write zeroes to the **u** fields; undefined values (read as 0) of these fields are stored by the ST{X}FSR instruction.

---

*fcc3*, *fcc2*, *fcc1*, *fcc0*: Four sets of 2-bit floating-point condition codes, which are modified by the FCMP{E} (and LD{X}FSR) instructions. The FBfcc, FMOVcc, and MOVcc instructions use one of these condition code sets to determine conditional control transfers and conditional register moves.

---

**Note:** *fcc0* is the same as the *fcc* in SPARC-V8.

---

**RD:** IEEE Std 754-1985 Rounding Direction.

Table 14-8 Floating-Point Rounding Modes

RD	Round Toward
0	Nearest (even if tie)
1	0
2	$+\infty$
3	$-\infty$

**TEM:** 5-bit trap enable mask for the IEEE-754 floating-point exceptions. If a floating-point operate instruction produces one or more exceptions, the corresponding *cexc/aexc* bits are set and an *fp\_exception\_ieee\_754* (with *FSR.ftt=1*, *IEEE\_754\_exception*) exception is generated.

**NS:** When this field = 0, UltraSPARC produces IEEE-754 compatible results. In particular, subnormal operands or results may cause a trap. When this field=1, UltraSPARC may deliver a non-IEEE-754 compatible result. In particular, subnormal operands and results may be flushed to zero. See Table 14-4, “Subnormal Operand Trapping Cases (NS=0),” on page 243 and Table 14-5, “Subnormal Result Trapping Cases (NS=0),” on page 243.

**ver:** This field identifies a particular implementation of the UltraSPARC FPU architecture.

**ftt:** The 3-bit floating point trap type field is set whenever an floating-point instruction causes the *fp\_exception\_ieee\_754* or *fp\_exception\_other* traps.

Table 14-9 Floating-Point Trap Type Values

ftt	Floating-Point Trap Type	Trap Signalled
0	None	—
1	<i>IEEE_754_exception</i>	<i>fp_exception_ieee_754</i>
2	<i>unfinished_FPop</i>	<i>fp_exception_other</i>
3	<i>unimplemented_FPop</i>	<i>fp_exception_other</i>
4	<i>sequence_error</i>	<i>fp_exception_other</i>
5	<i>hardware_error</i>	—
6	<i>invalid_fp_register</i>	—
7	<i>reserved</i>	—

---

**Note:** UltraSPARC neither detects nor generates the following trap types directly in hardware: *hardware\_error*, *invalid\_fp\_register*.

---

---

**Note:** UltraSPARC does not contain an FQ. An attempt to read the FQ with a RDPR instruction causes an *illegal\_instruction* trap.

---



---

**Note:** SPARC-V8-compatible programs should set the least significant bit of the floating-point register number to zero for all double-precision instructions. Violation of this SPARC-V8 architectural constraint may result in unexpected program behavior.

---

*qne:* This bit is not used, because UltraSPARC implements precise floating-point exceptions.

*aexc:* 5-bit accrued exception field accumulates IEEE 754 exceptions while floating-point exception traps are disabled (that is, FSR.TEM=0).

*cexc:* 5-bit current exception field indicates the most recently generated IEEE 754 exceptions.

## 14.4 SPARC-V9 Memory-Related Operations

### 14.4.1 Load/Store Alternate Address Space (Impdep #5, 29, 30)

Supported ASI accesses are listed in Section 8.3, “Alternate Address Spaces,” on page 146.

### 14.4.2 Load/Store ASR (Impdep #6,7,8,9, 47, 48)

Supported ASRs are listed in Section 8.4, “Ancillary State Registers,” on page 156.

### 14.4.3 MMU Implementation (Impdep #41)

UltraSPARC memory management is based on software-managed instruction and data Translation Lookaside Buffers (TLBs) and in-memory Translation Storage Buffers (TSBs) backed by a Software Translation Table. See Chapter 4, “Overview of the MMU,” on page 21 for more details.

### 14.4.4 FLUSH and Self-Modifying Code (Impdep #122)

FLUSH is needed to synchronize code and data spaces after code space is modified during program execution. FLUSH is described in Section 5.3.2, “Memory Synchronization: MEMBAR and FLUSH,” on page 32. On UltraSPARC, the

FLUSH effective address is translated by the D-MMU. As a result, FLUSH can cause a *data\_access\_exception* (the page is mapped with side effects or no fault only bits set, virtual address out of range, or privilege violation) or a *data\_access\_MMU\_miss* trap. For a *data\_access\_exception*, the trap handler can decode the FLUSH instruction, and perform a Done to be consistent with the normal SPARC-V9 behavior of no traps on FLUSH. For a *data\_access\_MMU\_miss*, the trap handler should do the normal TLB miss processing and perform a RETRY if the page can be mapped in the TLB, otherwise perform a DONE.

---

**Note:** SPARC-V9 specifies that the FLUSH instruction has no latency on the issuing processor. In other words, a store to instruction space prior to the FLUSH instruction is visible immediately after the completion of FLUSH. MEMBAR #StoreStore is required to ensure proper ordering in multi-processing system when the memory model is not TSO. When a MEMBAR #StoreStore, FLUSH sequence is performed, UltraSPARC guarantees that earlier code modifications will be visible across the whole system.

---

#### 14.4.5 PREFETCH{A} (Impdep #103, 117)

For UltraSPARC-I, PREFETCH{A} instructions with *fcn*=0..4 are treated as NOPs.

For UltraSPARC-II, PREFETCH{A} instructions with *fcn*=0..4 have the following meanings:

Table 14-10 PREFETCH{A} Variants (UltraSPARC-II)

<i>fcn</i>	Prefetch Function	Action
0	Prefetch for several reads	Generate P_RDS_REQ if desired line is not present in E-Cache
1	Prefetch for one read	
2	Prefetch page	
3	Prefetch for several writes	Generate P_RDO_REQ if desired line is not present in E-Cache in either E or M state
4	Prefetch for one write	

PREFETCH{A} instructions with *fcn*=5..15 cause an *illegal\_instruction* trap.

PREFETCH{A} instructions with *fcn*=16..31 are treated as NOPs.

#### 14.4.6 Non-faulting Load and MMU Disable (Impdep #117)

When the data MMU is disabled, accesses are assumed to be non-cacheable (TTE.PC=0) and with side-effect (TTE.E=1). Non-faulting loads encountered when the MMU is disabled cause a *data\_access\_exception* trap with SFSR.FT=2 (speculative load to page with side-effect attribute).

### 14.4.7 LDD/STD Handling (Impdep #107, 108)

LDD and STD instructions are directly executed in hardware.

---

**Note:** LDD/STD are deprecated in SPARC-V9. In UltraSPARC it is more efficient to use LDX/STX for accessing 64-bit data. LDD/STD take longer to execute than two 32-/64-bit loads/stores.

---

### 14.4.8 FP mem\_address\_not\_aligned (Impdep #109, 110, 111, 112)

LDDF{A}/STDF{A} cause an *LDDF/STDF\_mem\_address\_not\_aligned* trap if the effective address is 32-bit aligned but not 64-bit (doubleword) aligned.

LDQF{A}/STQF{A} are not directly executed in hardware; they cause an *illegal\_instruction* trap.

### 14.4.9 Supported Memory Models (Impdep #113, 121)

UltraSPARC supports all three memory models (TSO, PSO, RMO). See Section 15.2, “Supported Memory Models,” on page 256.

### 14.4.10 I/O Operations (Impdep #118, 123)

I/O spaces and their accesses are specified in Section 5.3.7, “I/O and Accesses with Side-effects,” on page 38.

## 14.5 Non-SPARC-V9 Extensions

### 14.5.1 Per-Processor TICK Compare Field of TICK Register

The SPARC-V9 TICK register is used for fine-grain measurements of time in processor cycles. The TICK Compare field (TICK\_CMPR) of the TICK Register provides added functionality for thread scheduling on a per-processor basis. Non privileged accesses to this register will cause a *privileged\_opcode* trap. See Table 10-1, “Machine State After Reset and in RED\_state,” on page 172 for a list of resets states.

Table 14-11 TICK\_compare Register Format

Bits	Field	Use	RW
<63>	INT_DIS	TICK_INT interrupt enable	RW
<62:0>	TICK_CMPR	Compare value for TICK interrupts	RW

**INT\_DIS:** If set, TICK\_INT interrupt generation is disabled.

**TICK\_CMPR:** Writes to the TICK\_Compare Register load a value for comparison to the TICK register bits <62:0>. When these values match and (INT\_DIS=0) a TICK\_INT is posted in the SOFTINT register. This has the effect of posting a level-14 interrupt to the processor when the processor has (PSTATE.PIL < D<sub>16</sub>) and (PSTATE.IE=1). The level-14 interrupt handler must check both SOFTINT<14> and TICK\_INT. This function is independent on each processor.

### 14.5.2 Cache Sub-system

UltraSPARC contains one or more levels of caches. The cache sub-system architecture is described in Chapter 3, "Cache Organization."

### 14.5.3 Memory Management Unit

UltraSPARC implements a multi-level memory management scheme. The MMU architecture is described in Chapter 4, "Overview of the MMU."

### 14.5.4 Error Handling

UltraSPARC implements a set of programmer-visible error and exception registers. These registers and their usage are described in Chapter 11, "Error Handling."

### 14.5.5 Block Memory Operations

UltraSPARC supports 64-byte block memory operations utilizing a block of eight double-precision floating point registers as a temporary buffer. See Section 13.6.4, "Block Load and Store Instructions," on page 230.

### 14.5.6 Partial Stores

UltraSPARC supports 8-/16-/32-bit partial stores to memory. See Section 13.6.1, “Partial Store Instructions,” on page 225.

### 14.5.7 Short Floating-Point Loads and Stores

UltraSPARC supports 8-/16-bit loads and stores to the floating-point registers. See Section 13.6.2, “Short Floating-Point Load and Store Instructions,” on page 227.

### 14.5.8 Atomic Quad-load

UltraSPARC supports 128-bit atomic load operations to a pair of integer registers. See Section 13.6.3, “Atomic Quad Load,” on page 229.

### 14.5.9 PSTATE Extensions: Trap Globals

UltraSPARC supports two additional sets of eight 64-bit global registers: interrupt globals and MMU globals. These additional registers are called the “trap globals.” Two 1-bit fields, PSTATE.IG and PSTATE.MG, have been added to the PSTATE register to select which set of global registers to use. The PSTATE.IG and PSTATE.MG bits are also stored with the rest of the PSTATE register in the TSTATE register when a trap is taken. See Chapter 9, “Interrupt Handling” for a description of the trap global registers. See Table 10-1, “Machine State After Reset and in RED\_state,” on page 172 for the states of these bits on reset.

Table 14-12 Extended PSTATE Register

Bits	Field	Use	RW
<11>	IG	Interrupt globals enable	RW
<10>	MG	MMU globals enable	RW
<9>	CLE	Current little endian enable	RW
<8>	TLE	Trap little endian enable	RW
<7:6>	MM	Memory Model	RW
<5>	RED	RED_state enable	RW
<4>	PEF	Floating point enable	RW
<3>	AM	32-bit address mask enable	RW
<2>	PRIV	Privileged mode	RW
<1>	IE	Interrupt enable	RW
<0>	AG	Alternate global enable	RW

---

**Note:** Exiting RED\_state by writing 0 to PSTATE.RED in the delay slot of a JMPL instruction is not recommended. A noncacheable instruction prefetch may be made to the JMPL target, which may be in a cacheable memory area. This may result in a bus error on some systems, which causes an *instruction\_access\_error* trap. The trap can be masked by setting the NCEEN bit in the ESTATE\_ERR\_EN register to zero, but this will mask all non-correctable error checking. Exiting RED\_state with DONE or RETRY avoids this problem.

---

UltraSPARC provides Interrupt and MMU global register sets in addition to the two global register sets specified by SPARC-V9. The currently active set of global registers is specified by the AG, IG and MG bits according to Table 14-13, "PSTATE Global Register Selection Encoding," on page 252.

---

**Note:** The IG and MG fields are saved on the trap stack along with the rest of the PSTATE register.

---

Table 14-13 PSTATE Global Register Selection Encoding

AG	IG	MG	Globals in Use
0	0	0	Normal
0	0	1	MMU
0	1	0	Interrupt
0	1	1	<i>Reserved</i>
1	0	0	Alternate
1	0	1	<i>Reserved</i>
1	1	0	<i>Reserved</i>
1	1	1	<i>Reserved</i>

When an *interrupt\_vector* trap (trap type=60<sub>16</sub>) is taken, UltraSPARC selects the Interrupt Global registers by setting IG and clearing AG and MG. When a *fast\_instruction\_access\_MMU\_miss*, *fast\_data\_access\_MMU\_miss*, *fast\_data\_access\_protection*, *data\_access\_exception*, or *instruction\_access\_exception* trap is taken, UltraSPARC selects the MMU Global Registers by setting MG and clearing AG and IG. When any other type of trap occurs, UltraSPARC selects the Alternate Global Registers by setting AG and clearing IG and MG. Note that global register selection is the same for traps that enter RED\_state.

Executing a DONE or RETRY instruction restores the previous {AG, IG, MG} state before the trap is taken. These three bits can also be set or cleared by writing to the PSTATE register with a WRPR instruction.

---

**Note:** The AG, IG, and MG bits are mutually exclusive. Attempting to set a reserved encoding using a WRPR to PSTATE will generate an *illegal\_instruction* trap. UltraSPARC does not check for a reserved encoding in TSTATE. This will cause undefined results when a DONE or RETRY is executed.

---

### 14.5.10 Interrupt Vector Handling

Processors and I/O devices can interrupt a selected processor by assembling and sending an interrupt packet consisting of three 64-bit interrupt data words. This allows hardware interrupts and cross calls to have the same hardware mechanism and to share a common software interface for processing. Interrupt vectors are described in Section 9.1, “Interrupt Vectors,” on page 161.

### 14.5.11 Power Down Support and the SHUTDOWN Instruction

UltraSPARC supports power down mode to reduce power requirements during idle periods. A privileged instruction, SHUTDOWN, has been added to facilitate a software-controlled power down of the CPU and system. Power down support is described in Appendix C, “Power Management,” on 327. The SHUTDOWN instruction is described in Section 13.2, “SHUTDOWN,” on page 195

### 14.5.12 UltraSPARC Instruction Set Extensions (Impdep #106)

The UltraSPARC CPU extends the standard SPARC-V9 instruction set with three new classes of instructions. They have been designed to support power down mode (see Section 13.2, “SHUTDOWN,” on page 195), enhance graphics functionality (see Section 13.5, “Graphics Instructions”), and improve the efficiency of memory accesses (see Section 13.6, “Memory Access Instructions”).

Unimplemented IMPDEP1 and IMPDEP2 opcodes encountered during execution cause an *illegal\_instruction* trap.

### 14.5.13 Performance Instrumentation

UltraSPARC performance instrumentation is described in Section B.4, “Performance Instrumentation Counter Events,” on page 321.

### ***14.5.14 Debug and Diagnostics Support***

UltraSPARC support for debug and diagnostics is described in Appendix A, "Debug and Diagnostics Support," on page 303.

## 15.1 Overview

SPARC-V9 defines the semantics of memory operations for three memory models. From strongest to weakest, they are Total Store Order (TSO), Partial Store Order (PSO), and Relaxed Memory Order (RMO). The differences in these models lie in the freedom an implementation is allowed in order to obtain higher performance during program execution. The purpose of the memory models is to specify any constraints placed on the ordering of memory operations in uniprocessor and shared-memory multi-processor environments. UltraSPARC supports all three memory models.

Although a program written for a weaker memory model potentially benefits from higher execution rates, it may require explicit memory synchronization instructions to function correctly if data is shared. MEMBAR is a SPARC-V9 memory synchronization primitive that enables a programmer to explicitly control the ordering in a sequence of memory operations. Processor consistency is guaranteed in all memory models.

The current memory model is indicated in the PSTATE.MM field. It is unaffected by normal traps, but is set to TSO (PSTATE.MM=0) when the processor enters RED\_state.

A memory location is identified by an 8-bit Address Space Identifier (ASI) and a 64-bit (virtual) address. The 8-bit ASI may be obtained from a ASI register or included in a memory access instruction. The ASI is used to distinguish among and provide an attribute to different 64-bit address spaces. For example, the ASI is used by the UltraSPARC MMU and memory access hardware to control virtual-to-physical address translations, access to implementation-dependent control and

data registers, and for access protection. Attempts by non-privileged software (PSTATE.PRIV=0) to access restricted ASIs (ASI<7>=0) cause a *privileged\_action* trap.

Memory is logically divided into real memory (cached) and I/O memory (non-cached with and without side-effects) spaces. Real memory spaces can be accessed without side-effects. For example, a read from real memory space returns the information most recently written. In addition, an access to real memory space does not result in program-visible side-effects. In contrast, a read from I/O space may not return the most recently written information and may result in program-visible side-effects.

## 15.2 Supported Memory Models

The following sections contain brief descriptions of the three memory models supported by UltraSPARC. These definitions are for general illustration. Detailed definitions of these models can be found in *The SPARC Architecture Manual, Version 9*. The definitions in the following sections apply to system behavior as seen by the programmer. A description of MEMBAR can be found in Section 5.3.2, "Memory Synchronization: MEMBAR and FLUSH," on page 32

---

**Note:** Stores to UltraSPARC Internal ASIs, block loads, and block stores are outside of the memory model; that is, they need MEMBARs to control ordering. See Section 5.3.8, "Instruction Prefetch to Side-Effect Locations," on page 38 and Section 13.6.4, "Block Load and Store Instructions," on page 230.

---

---

**Note:** Atomic load-stores are treated as both a load and a store and can only be applied to cacheable address spaces.

---

### 15.2.1 TSO

UltraSPARC implements the following programmer-visible properties in Total Store Order (TSO) mode:

- Loads are processed in program order; that is, there is an implicit MEMBAR #LoadLoad between them.
- Loads may bypass earlier stores. Any such load that bypasses such earlier stores must check (snoop) the store buffer for the most recent store to that address. A MEMBAR #Lookaside is not needed between a store and a subsequent load at the same noncacheable address.

- A MEMBAR #StoreLoad must be used to prevent a load from bypassing a prior store, if Strong Sequential Order is desired.
- Stores are processed in program order.
- Stores cannot bypass earlier loads.
- Accesses with the E-bit set (that is, those having side-effects) are all strongly ordered with respect to each other.
- An E-Cache update is delayed on a store hit until all outstanding stores reach global visibility. For example, a cacheable store following a noncacheable store is not globally visible until the noncacheable store has reached global visibility; there is an implicit MEMBAR #MemIssue between them.

### 15.2.2 PSO

UltraSPARC implements the following programmer-visible properties in Partial Store Order (PSO) mode:

- Loads are processed in program order; that is, there is an implicit MEMBAR #LoadLoad between them.
- Loads may bypass earlier stores. Any such load that bypasses such earlier stores must check (snoop) the store buffer for the most recent store to that address. For SPARC-V9 compatibility, a MEMBAR #Lookaside should be used between a store and a subsequent load to the same non-cacheable address.
- Stores cannot bypass earlier loads.
- Stores are not ordered with respect to each other. A MEMBAR must be used for stores if stronger ordering is desired. A MEMBAR #MemIssue is needed for ordering of cacheable after non-cacheable stores.
- Non-cacheable accesses with the E-bit set (that is, those having side-effects) are all strongly ordered with respect to each other, but not with non-E-bit accesses.

---

**Note:** The behavior of partial stores to noncacheable addresses (pages with the TTE.CP=0) is dependent on the system and I/O device implementation. UltraSPARC generates a P\_NCWR\_REQ operation with a byte mask corresponding to the rs2 mask of the partial store instruction. If the system interconnect or I/O device is unable to perform the write operation of the bytes specified by the byte mask, an error is *not* signaled back to the processor.

---

### **15.2.3 RMO**

UltraSPARC implements the following programmer-visible properties in Relaxed Memory Order (RMO) mode:

- There is no implicit order between any two memory references, either cacheable or non-cacheable, except that non-cacheable accesses with the E-bit set (that is, those having side-effects) are all strongly ordered with respect to each other.
- A MEMBAR must be used between cacheable memory references if stronger order is desired. A MEMBAR #MemIssue is needed for ordering of cacheable after non-cacheable accesses. A MEMBAR #Lookaside should be used between a store and a subsequent load at the same noncacheable address.

## *Section IV — Producing Optimized Code*

---



16. Code Generation Guidelines .....	261
17. Grouping Rules and Stalls .....	281



## 16.1 *Hardware / Software Synergy*

One of the goals set for UltraSPARC was for the processor to execute SPARC-V8 binaries efficiently, providing around three times the performance of existing machines running the same code. A significantly larger performance gain can be obtained if the code is re-compiled using a compiler specifically designed for UltraSPARC. Several features are provided on UltraSPARC that can only be taken advantage of by using modern compiler technology. This technology was not available previously, mainly because the hardware support was not sufficient to justify its development.

## 16.2 *Instruction Stream Issues*

### 16.2.1 *UltraSPARC Front End*

The front end of the processor consists of the Prefetch Unit, the I-Cache, the next field RAM, the branch and set prediction logic, and the return address stack. The role of the front end is to supply as many valid instructions as possible to the grouping logic and eventually to the functional units (the ALUs, floating-point adder, branch unit, load/store pipe, etc.).

## 16.2.2 Instruction Alignment

### 16.2.2.1 I-Cache Organization

The 16 Kb I-Cache is organized as a 2-way set associative cache, with each set containing 256 eight-instruction lines (Figure 16-1). The 14 bits required to access any location in the I-Cache are composed of the 13 least significant address bits (since the minimum page size is 8K, these 13 bits are always part of the page offset and need not be translated) and 1 bit used to predict the associativity number (way) in which instructions reside. Out of a line of 8 instructions, up to 4 instructions are sent to the instruction buffer, depending on the address. If the address points to one of the last three instructions in the line, only that instruction and the ones (0-2) until the end of the line are selected (for simplicity and timing considerations, hardware support for getting instructions from two adjacent lines was not included). Consequently, on average for random accesses, 3.25 instructions are fetched from the I-Cache. For sequential accesses, the fetching rate (4 instructions per cycle) equals or exceeds the consuming rate of the pipeline (up to 4 instructions per cycle).




Figure 16-1 I-Cache Organization

### 16.2.2.2 Branch Target Alignment

Given the restriction mentioned above regarding the number of instructions fetched from an I-Cache access, it is desirable to align branch targets so that enough instructions will be fetched to match the number of instructions issued in the first group of the branch target. For instance, if the compiler scheduler indicates that the target can only be grouped with one more instruction, the target should be placed anywhere in the line except in the last slot, since only one in-

struction would be fetched in that case. If the target is accessed from more than one place, it should be aligned so that it accommodates the largest possible group. If accesses to the I-Cache are expected to miss, it may be desirable to align targets on a 16-byte (even 32-byte) boundary so that 4 instructions are forwarded to the next stage. Such an alignment can at least assure that 4 (8 for 32-byte alignment) instructions can be processed between cache misses, assuming that the code does not branch out of the sequence of instructions (which is generally *not* the case for integer programs).

### 16.2.2.3 Impact of the Delay Slot on Instruction Fetch

If the last instruction of a line is a branch, the next sequential line in the I-Cache must be fetched even if the branch is predicted taken, since the delay slot must be sent to the grouping logic. This leads to inefficient fetches, since an entire E-Cache access must be dedicated to fetching the missing delay slot. Take care not to place delayed CTIs (control transfer instructions) that are predicted *taken* at the end of a cache line.

### 16.2.2.4 Instruction Alignment for the Grouping Logic

UltraSPARC can execute up to four instructions per cycle. The first three instructions in a group occupy slots that in most cases are interchangeable with respect to resources. Only special cases of instructions that can only be executed in IEU<sub>1</sub> followed by IEU<sub>0</sub> candidates violate this interchangeability (described in Section 17.5, “Integer Execution Unit (IEU) Instructions,” on page 284). The fourth slot can only be used for PC-based branches or for floating-point instructions. Consequently, in order to get the most performance out of UltraSPARC, the code should be organized so that either a floating-point operation (FPOP) or a branch is aligned with the fourth slot. For floating-point code, it should be relatively easy for the compiler to take advantage of the added execution bandwidth provided by the fourth slot. For integer code, aligning the branch so that it is issued fourth in a group must be balanced with other factors that may be more important, such as not placing a branch at the end of a cache line. Moreover if dependency analysis shows that a group of four instructions could be issued, but the fourth instruction is not a branch or an FPOP while one of the first three is a branch, the compiler must evaluate the following trade-off before switching the two instructions (assuming no data dependency):

- Moving the fourth instruction ahead of the branch (cross-block scheduling) and generating possible compensation code for the alternate path.

- Breaking the group and scheduling the ALU instruction with the next group. Notice that this may not lengthen the critical path (in terms of number of cycles executed) if the next group can accommodate this extra instruction without adding any new group.

### 16.2.2.5 Impact of Instruction Alignment on PDU

There is one branch prediction entry for every two instructions in the I-Cache. Each entry, consisting of a two-bit field, indicates if the branch is predicted taken or not-taken (the state machine is described in Section 16.2.6 ). In addition to the branch prediction field, there is a *next field* associated with every four instructions. The next field contains the index of the line and the associativity number (or way) of the line that should be fetched next. For sequential code, the next field points to the next line in the I-Cache. If a predicted taken branch is among the four instructions, the next field contains the index of the target of the branch.

The following cases represent situations when the prediction bits and/or the next field do not operate optimally:

1. When the target of a branch is word 1 or word 3 of an I-Cache line (Figure 16-2) and the fourth instruction to be fetched (instruction 4 and 6 respectively) is a branch, the branch prediction bits from the wrong pair of instructions are used.




Figure 16-2 Odd Fetch to an I-Cache Line

2. If a group of four instructions (instructions 0-3 or instructions 4-7) contains two branches and can be entered at a different position than the beginning of the group (other than instruction 0 and 4 respectively), the next field will contain the update from the latest branch taken in this group of four instructions, which may not be the one associated with the branch of interest (Figure 16-3).




Figure 16-3 Next Field Aliasing Between Two Branches

- Since there is one set of prediction bits for every two instructions, it is possible to have two branches (a CTI couple) sharing prediction bits. Under normal circumstances, the bits are maintained correctly; however, the bits may be updated based on the wrong branch if the second branch in the CTI couple is the target of another branch (Figure 16-4).



Figure 16-4 Aliasing of Prediction Bits in a Rare CTI Couple Case

As stated in Chapter 17, “Grouping Rules and Stalls,” if the address of the instructions in a group cross a 32-byte boundary, an implicit branch is “forced” between instructions at address 31 and 32 (low order bits). That rule has a performance impact only if a branch is in that specific group. Care should be taken not to place a branch in a group that crosses this boundary. Figure 16-5 shows an example of this rule. A group containing instructions I0 (branch), I1, I2, and I3 will be broken, because an artificial branch is forced after address 31 and there is already a branch in the group.




Figure 16-5 Artificial Branch Inserted after a 32-byte Boundary

### 16.2.3 I-Cache Timing

If accesses to the I-Cache hit, the pipeline will rarely starve for instructions. Only in pathological cases will the PDU be unable to provide a sufficient number of instructions to keep the functional units busy. For example, a taken branch to a taken branch sequence without any instructions between the branches (except for the delay slot) could only be executed at a peak rate of two instructions per cycle. Otherwise, up to 4 instructions are sent to the D Stage to be decoded and eventually dispatched in the G Stage and executed starting in the E Stage.

An I-Cache miss does not necessarily result in bubbles being inserted into the pipeline. Part of the I-Cache miss processing, or even all of it, can be overlapped with the execution of instructions that are already in the instruction buffer and are waiting to be grouped and executed. Moreover, since the operation of the

PDU is somewhat separated from the rest of the pipeline, the I-Cache miss may have occurred when the pipeline was already stalled (for example, due to a multi-cycle integer divide, floating-point divide dependency, dependency on load data that missed the D-Cache, etc.). This means that the miss (or part of it) may be transparent to the pipeline.

When an I-Cache miss is detected, normal instruction fetching is disabled and a request is sent to the E-Cache for the line that is missing in the I-Cache. A full line of 8 instructions (32 bytes) is brought into the processor in two parts (the interface to the E-Cache is 16-bytes wide). The critical part (that is, the 16 bytes containing the instruction that caused the miss) is brought in first. An I-Cache miss adds 5 cycles relative to the time it would take for an I-Cache hit (assuming that there is no conflict for the arbitration of the E-Cache bus). If a predicted taken branch is in the second 16-byte block brought into the I-Cache, there will be a one cycle delay before the next fetch (this is the time needed to compute the next address).

Because of the possibility of stalling the processor for 6 cycles in the case when the pipeline is waiting for new instructions, it is desirable to try to make routines fit in the I-Cache and avoid hot spots (collisions). UltraSPARC provides instrumentation to profile a program and detect if instruction accesses generate a cache miss or a cache hit. For example, one can program performance counters to monitor I-Cache accesses and I-Cache misses. Then, by checkpointing the counters before and after a large section of code, combined with profiling the section of code, one can determine if the frequently executed functions generally hit or miss the I-Cache. Instrumentation can be used in a similar manner to determine if a trap handler generally resides in the I-Cache or causes a cache miss.

### 16.2.4 Executing Code Out of the E-Cache

When frequently executed routines do not fit in the I-Cache, it is possible to organize the code so that the main routines reside in the much larger E-Cache and do not significantly affect the execution time. As an example we look at *fpppp*. Of the fourteen floating-point programs in SPECfp92, *fpppp* shows the highest I-Cache miss rate (about 21%) per cache access, or about 6.0% per instruction. For comparison, the next highest is *doduc* with about a 3% miss per cache access, 1% per instruction. Even though the I-Cache miss rate is significant, UltraSPARC is barely affected by it (the impact is on CPI only 0.0084). The reasons why it performs so well are:

- The code is organized as a large sequential block.
- Branches are predicted very well (over 90%).

- The instruction buffer almost always contains several instructions when an I-Cache miss occurs (an average of about 6.6).
- The instruction buffer is filled faster (up to 4 instructions per cycle) than it is emptied.

All these factors contribute to reducing the apparent I-Cache miss latency from 6 cycles (assuming an E-Cache hit) to 0.14 cycles on average for *fpppp*; that is, on average, the pipeline is stalled for 0.14 cycles when an I-Cache miss occurs.

The effectiveness of the instruction buffer and the prefetcher on *fpppp* demonstrated that techniques (such as loop unrolling) that create large sequential blocks of code can be used efficiently on UltraSPARC, even if these blocks do not fit in the I-Cache. On the other hand, for code properly scheduled to take advantage of the four issue slots on UltraSPARC, the rate of instruction “consumption” may easily exceed the rate of instruction fetching, thus making I-Cache misses more apparent.

### 16.2.5 *uTLB and iTLB Misses*

The one-entry uTLB contains the virtual page number and the associated physical page number of the line accessed last. If the line currently accessed is to the same page, the instructions from that line are simply forwarded to the next stage. If the line is from a different virtual page, the translation is obtained from the iTLB a cycle later. The cost of crossing a page boundary is thus one cycle (the smallest possible page size, 8 Kbytes, is assumed). This may or may not translate into a one cycle penalty for the whole processor. For a tight loop with code spanning over two pages, this cost may be significant, especially if the instruction buffer is empty at the time of the page crossing. For this reason, it is desirable to position short loops within a page (avoid page crossing).

An iTLB miss is handled by software through the use of the TSB, and takes about 32 cycles. Consequently, an iTLB miss may be very costly in terms of idle processor cycles. In order to minimize the frequency of iTLB misses, UltraSPARC provides a large number of entries (64) in the iTLB and allows pages as large as 4Mbytes to be used. Nonetheless, techniques that allocate pages based on profiling are encouraged to further decrease the iTLB miss cost.

### 16.2.6 *Branch Prediction*

UltraSPARC predicts the outcome of branches and fetches the next instructions likely to be executed based on that outcome. While this is all done dynamically in hardware, the compiler has an impact on the initialization of the state machine.

The static bit provided by BPcc and FBPfcc instructions is used to set the state machine in either the **likely taken** state or the **likely not taken** state (Figure 16-6). For branches without prediction (Bicc, FBfcc), UltraSPARC initializes the state machine to **likely not taken**. Notice that a branch initialized to **likely taken** does not produce a correct next field for the immediately following I-Cache fetch, since it takes one extra cycle to generate the correct address (branch offset added to the PC). This results in two lost cycles for fetching instructions, which does not necessarily lead to a pipeline stall. This penalty is much less than the mispredicted branch penalty (4 cycles) that would occur if the branch prediction bit was always ignored and a static prediction was used (e.g. always taken). The state machine representing the algorithm used for branch prediction is represented in Figure 16-6. (**Note:** This figure is identical to Figure A-15.)




Figure 16-6 Dynamic Branch Prediction State Diagram

For loops in steady state, the algorithm is designed so that it requires two mispredictions in order for the prediction to be changed from **taken** to **not taken**. Each loop exit will thus cause a single misprediction (versus two for a one-bit dynamic scheme).

### 16.2.6.1 Impact of the Annulled Slot

Grouping rules in Chapter 17, “Grouping Rules and Stalls,” describe how UltraSPARC handles instructions following an annulling branch. The key things to keep in mind regarding these instructions are:

1. Avoid scheduling multicycle instructions in the delay slot (for example, IMUL, IDIV, etc.).

2. Avoid scheduling long latency instructions such as FDIV if the branch is predicted to be not-taken a significant portion of the time (since they affect the timing of the non-taken stream).
3. Avoid scheduling an instruction that would stall dispatching due to a load-use dependency.
4. Avoid scheduling WR(PR, ASR), SAVE, SAVED, RESTORE, RESTORED, RETURN, RETRY, and DONE in the delay slot and in the first three groups following an annulling branch.

### 16.2.6.2 Conditional Moves vs. Conditional Branches

The MOVcc and MOVR instructions provide an alternative to conditional branches for executing short code segments. UltraSPARC differentiates the two as follows:

- Conditional branches: the branches are always resolved in the C stage. Distancing the SETcc from Bicc does not gain any performance. The penalty for a mispredicted branch is always 4 cycles. SETcc, Bicc, and the delay slot can be grouped together (Figure 16-7).

```

setcc G  E  C  N1 N2 N3 W
bicc  G  E  C  N1 N2 N3 W
delay G  E  C  N1 N2 N3 W

```

Figure 16-7 Handling of Conditional Branches

- Conditional moves: MOVcc and MOVR are dispatched as single instruction groups. Consequently, SETcc and MOVcc (or MOVR) cannot be grouped together (vs. SETcc and Bicc). Also, a use of the destination register for the MOVcc follows the same rule as a load-use (breaks group plus a bubble). Figure 16-8 shows a typical example.

```

setcc G  E  C  N1 N2 N3 W
movcc      G  E  C  N1 N2 N3 W
use                G  E  C  N1 N2 N3 W

```

Figure 16-8 Handling of MOVCC

The use of FMOVR is more constrained than MOVcc. Besides having to wait for the load buffer to be empty, FMOVR and any younger IEU instructions must be separated by one group, even if there is no dependency between the IEU instruction and FMOVR.

Assuming that a specific branch can only be predicted with 50% accuracy (basically, it is not predicted), the compiler must balance the two cycle penalty on average for the mispredicted branch case vs. the ability to schedule other instructions around MOVcc (the SETcc cycle and the two groups after MOVcc, since MOVcc is a single instruction group). The need for multiple MOVcc instructions to guard multiple operations also must be taken into account.

### ***16.2.7 I-Cache Utilization***

Grouping blocks that are executed frequently can effectively increase the apparent size of the I-Cache. Cache studies have shown that it is not uncommon to have half of the entries in the I-Cache that are never executed. By placing rarely executed code out of a line containing a block identified as frequently executed by profiling, better I-Cache utilization can be achieved.

### ***16.2.8 Handling of CTI couples***

UltraSPARC handles CTI couples by taking a “false” trap on the second CTI. It processes the first CTI, executes instructions until the second CTI reaches the  $N_3$  stage, squashes all instructions executed after the first CTI, and executes instructions starting with the second CTI. Nine cycles are lost when CTI couples are encountered, which should discourage their use.

### ***16.2.9 Mispredicted Branches***

The dynamic branch prediction mechanism used for UltraSPARC can generally achieve a success rate of 87% for integer programs and around 93% for floating-point programs (SPEC92). Correctly predicted conditional branches allow the processor to group instructions from adjacent basic blocks and continue progress speculatively until the branch is resolved. The capability to execute instructions speculatively is a significant performance boost for UltraSPARC. On the other hand, when a branch is mispredicted, up to 18 instructions can be cancelled; This is the case when two instructions from the current group are cancelled along with 4 groups of 4 instructions, as shown in Figure 16-9 (costly, but fortunately this one case is very rare).

bicc	F	D	G	E	C	N <sub>1</sub>	N <sub>2</sub>	N <sub>3</sub>	W					
delay	F	D	G	E	C	N <sub>1</sub>	N <sub>2</sub>	N <sub>3</sub>	W					
instr1	F	D	G	E	C	N <sub>1</sub>	N <sub>2</sub>	N <sub>3</sub>	W					
instr2	F	D	G	E	C	N <sub>1</sub>	N <sub>2</sub>	N <sub>3</sub>	W					
grp1		F	D	G	E	C	N <sub>1</sub>	N <sub>2</sub>	N <sub>3</sub>	W				
grp2			F	D	G	E	C	N <sub>1</sub>	N <sub>2</sub>	N <sub>3</sub>	W			
grp3				F	D	G	E	C	N <sub>1</sub>	N <sub>2</sub>	N <sub>3</sub>	W		
grp4					F	D	G	E	C	N <sub>1</sub>	N <sub>2</sub>	N <sub>3</sub>	W	
instr1 (correct)						F	D	G	E	C	N <sub>1</sub>	N <sub>2</sub>	N <sub>3</sub>	W
...														

Figure 16-9 Cost of a Mispredicted Branch (Shaded Area)

It should be obvious from Figure 16-9 how expensive badly behaved branches are for UltraSPARC. Special consideration should be given to moving hard to predict branches after highly predictable branches based on profiling, and to combining conditions to make branches more predictable. Finally, if it is determined that two or more branches are correlated, it may be desirable to duplicate common blocks and thus have separate branch predictions for hard to predict branches. For example in Figure 16-10, if the outcome of branch A, which is executed before branch B, has an impact on the direction on branch B, then it is desirable to split the code and duplicate the branch.




Figure 16-10 Branch Transformation to Reduce Mispredicted Branches

The technique shown in Figure 16-10 can be generalized to  $N$  levels, where  $N$  branches are correlated and become more predictable. The above technique may lead to unrolling of loops that were previously identified as bad candidates, because of the unpredictable behavior of their conditional branches.

### 16.2.10 Return Address Stack (RAS)

In order to speed up returns from subroutines invoked through CALL instructions, UltraSPARC dedicates a 4-deep stack to store the return address. Each time a CALL is detected, the return address is pushed onto this RAS (Return Address Stack). Each time a return is encountered, the address is obtained from the top of the stack and the stack is popped. UltraSPARC considers a return to be a JMPL or RETURN with *rs1* equal to %o7 (normal subroutine) or %i7 (leaf subroutine). The RAS provides a guess for the target address, so that prefetching can continue even though the address calculation has not yet been performed. JMPL or RETURN instructions using *rs1* values other than %o7 or %i7, and DONE or RETRY instructions also use the value on the top of the RAS for continuing prefetching, but they do not pop the stack. See Section 10.1, "Overview," on page 169 for information about the contents of the RAS during RED\_state processing.

## 16.3 Data Stream Issues

### 16.3.1 D-Cache Organization

The D-Cache is a 16K byte, direct mapped, virtually indexed, physically tagged (VIPT), write-through, non-allocating cache. It is logically organized as 512 lines of 32 bytes. Each line contains two 16-byte sub-blocks (Figure 16-11).




Figure 16-11 Logical Organization of D-Cache

### 16.3.2 D-Cache Timing

The latency of a load to the D-Cache depends on the opcode. For unsigned loads, data can be used **two cycles** after the load. For instance, if the first two instructions in the instruction buffer are a load and an instruction dependent on that load, the grouping logic will break the group after the load and a bubble will be inserted in the pipeline the following cycle. Code compiled for an earlier SPARC processor with a load use penalty of one cycle will show a penalty of about 1 CPI just for this rule; thus, it is very important to separate loads from their use.

#### 16.3.2.1 Signed Loads

All signed loads smaller than 64 bits must be separated from their use by three cycles; otherwise, an extra bubble is inserted in the pipeline to force the separation between the load and its use. Floating-point loads are not sign extended, so they have a latency of two cycles.

Once a signed load (smaller than 64 bits) is encountered in the instruction stream, all subsequent consecutive loads (signed or unsigned) also return data in three cycles; otherwise, there would be a collision between two loads returning data. As soon as a cycle without a load appears in the pipeline, the latency of loads is brought back to two cycles.

---

**Note:** The SPARC-V8 LD instruction is replaced with LDUW in SPARC-V9; the new instruction does not require sign extension.

---

### 16.3.3 Data Alignment

SPARC-V9 requires that all accesses be aligned on an address equal to the size of the access. Otherwise a *mem\_address\_not\_aligned* trap is generated. This is especially important for double precision floating-point loads, which should be aligned on an 8-byte boundary. If misalignment is determined to be possible at compile time, it is better to use two LDF (load floating-point, single precision) instructions and avoid the trap. UltraSPARC supports single-precision loads mixed with double-precision operations, so that the case above can execute without penalty (except for the additional load). If a trap does occur, UltraSPARC dedicates a trap vector for this specific misalignment, which reduces the overall penalty of the trap.

Grouping load data is desirable, since a D-Cache sub-block can contain either four properly aligned single-precision operands or two properly aligned double-precision operands (eight and four respectively for a D-Cache line). As we shall

see later, this is desirable not only for improving the D-Cache hit rate (by increasing its utilization density), but also for D-Cache misses where, for sequential accesses, one out of two requests to the E-Cache can be eliminated. Grouping load data beyond a D-Cache sub-block is also desirable, since an E-Cache line contains four D-Cache sub-blocks (for a total of 64 bytes). Thus, sequential accesses can guarantee that only one E-Cache miss will occur for loads that access up to four consecutive D-Cache sub-blocks (two D-Cache lines). Section 16.3.6 discuss how code scheduled for accessing data directly out of the E-Cache can hide the extra latency introduced by D-Cache misses.

Data alignment (right justification) for byte, halfword, and word accesses does not add latency to the loads (unless superseded by the sign rule described in Section 16.3.2.1, "Signed Loads"). This is true whether the load goes to the register file or to internal pipeline bypasses.

### 16.3.4 Direct-Mapped Cache Considerations

A direct-mapped cache is more susceptible to collisions than a set-associative cache. It is possible to organize data at compile time so that collisions are minimized, however. For frequently executed loops, the compiler should organize the data so that all accesses within the loop are mapped to different cache lines, unless the access is to a line that is already mapped and the access is to the same *physical* line. For UltraSPARC, this means that accesses should differ in the virtual address bits VA<13:5>. Hot spots can be detected by configuring the on-chip counters to accumulate D-Cache accesses and D-Cache misses. The counters can be turned on/off before/after the load of interest, or around a series of loads where hot spots are suspected to occur.

### 16.3.5 D-Cache Miss, E-Cache Hit Timing

Under normal circumstances (for example, no snoops, no arbitration conflict for the E-Cache bus, etc.), loads that hit the E-Cache are returned  $N$  cycles later than loads that hit the D-Cache, where  $N$  is determined by the E-Cache SRAM mode. Table 16-1 shows the latency for all supported SRAM Modes. (See Section 1.3.9.1, "E-Cache SRAM Modes," on page 9 for more information, including which modes are supported by each UltraSPARC model.)

Table 16-1 D-Cache Miss, E-Cache Hit Latency Depends on SRAM Mode

	SRAM Modes	
	1-1-1	2-2
# of Cycles	6	7

If such a load (D-Cache miss, E-Cache hit) is immediately followed by a use, the group is broken and an  $(N+1)$ -cycle stall occurs; Figure 16-12 illustrates this situation. (The figure shows a 7-cycle stall, which is consistent with 1-1-1 mode; 2-2 mode incurs an 8-cycle stall.)




Figure 16-12 D-Cache Miss, E-Cache Hit (1-1-1 mode shown)

Because of the high penalty associated with a load miss for code scheduled based on loads hitting the D-Cache, UltraSPARC provides hardware support for non-blocking loads through a load buffer that allows code scheduling based on *External* Cache (E-Cache) hits.

### 16.3.6 Scheduling for the E-Cache

Some applications have a working set that is too large to fit within the D-Cache (they cause many capacity misses); others use data in patterns that generate many conflict-misses. Compilers can schedule these applications to “bypass” the D-Cache and access the data out of the E-Cache.

Loads that miss the D-Cache do not necessarily stall the pipeline (non-blocking loads). Instead, they are sent to the load buffer, where they wait for the data to be returned from the E-Cache. The pipeline stalls only when an instruction that is dependent on the non-blocking load enters the pipeline before the load data is returned.

#### 16.3.6.1 Load Buffer Timing

The load buffer’s depth and its interaction with the rest of the pipeline are designed to support full throughput (one load per cycle) for a D-Cache with a three-cycle pin-to-pin latency and one cycle throughput, which is consistent with 1-1-1 mode.) As shown in Figure 16-13, if a use is separated from a load by 8 cycles, no stall occurs and full throughput is achieved. In comparison, if code is scheduled for the D-Cache only,  $N$  extra cycles are required between the load and the use, where  $N$  is determined by the SRAM mode, as shown in Table 16-1 on page 274. The shaded rows in Figure 16-13 represent these  $N$  extra cycles.

load r <sub>1</sub>	G	E	C	N <sub>1</sub>	Q	Q	Q	Q	Q										
load r <sub>2</sub>		G	E	C	N <sub>1</sub>	Q	Q	Q	Q	Q									
load r <sub>3</sub>			G	E	C	N <sub>1</sub>	Q	Q	Q	Q	Q								
load r <sub>4</sub>				G	E	C	N <sub>1</sub>	Q	Q	Q	Q	Q							
load r <sub>5</sub>					G	E	C	N <sub>1</sub>	Q	Q	Q	Q	Q						
load r <sub>6</sub>						G	E	C	N <sub>1</sub>	Q	Q	Q	Q	Q					
load r <sub>7</sub>							G	E	C	N <sub>1</sub>	Q	Q	Q	Q	Q				
load r <sub>8</sub>								G	E	C	N <sub>1</sub>	Q	Q	Q	Q	Q			
use r <sub>1</sub>									G	E	C	N <sub>1</sub>	N <sub>2</sub>	N <sub>3</sub>	W				

Figure 16-13 Pipelined Loads to the E-Cache (1-1-1 mode shown)

Thus, the load buffer must be at least seven entries deep to accommodate all pipelined loads in the steady state. Two additional entries are needed so that, with seven loads in the buffer, two more loads can be issued without blocking. One of additional these entries is in the W Stage, the other is in the C Stage (loads enter the load buffer in N<sub>1</sub>). Thus, the load buffer must be (and is) nine entries deep.

### 16.3.6.2 Mixing D-Cache Misses and D-Cache Hits

UltraSPARC “golden rule” is that all load data are returned *in order*. For instance if a load misses the D-Cache, enters the load buffer, and is followed by a load that hits the D-Cache, the data for the second (younger) load is not accessible. In this case, the younger load also must enter the load buffer; it will access the D-Cache array only *after* the older load (D-Cache miss) does so. If the load buffer is not empty, the D-Cache array access is decoupled from the D-Cache tag access; that is, it is performed some cycles after the tag access.

---

**Note:** Accessing blocked data in the D-Cache while there is a load in the load buffer and scheduling the code so that operations can be performed on the blocked load data is *not* supported on UltraSPARC. Data is always returned and operated upon *in order*.

---

Code Example 16-1 on page 277 clarifies what is *not* supported without stalls on UltraSPARC.

*Code Example 16-1 Load Hit Bypassing Load Miss (Not Supported on UltraSPARC)*

```

ld      [%l1+%g0],%l6 (D-Cache miss)
ld      [%l2+%g0],%l7 (D-Cache hit)
add     %l7,%g1,%g2  (use of D-Cache hit)
add     %l6,%g1,%g3  (use of D-Cache miss)

```

In Code Example 16-1, the first ADD will stall the pipeline until both the load miss and the load hit are handled. If the ADDs are interchanged, the first ADD can proceed as soon as the load miss is handled.

As a rule, if load latencies are expected to be a problem, the compiler should always schedule the use of loads in the same order that the loads appear in the program. While blocking part of an array in the D-Cache and operating on the data during a previous D-Cache miss may help reduce register pressure (three extra registers could be made available for an inner loop), the added complexity needed to handle conflicts in accessing the D-Cache array offsets the potential benefits (for example, adding a port to the D-Cache vs. adding a bubble on collisions).

### 16.3.6.3 Loads to the Same D-Cache Sub-block

When a load enters the load buffer, the memory location loaded is compared to all other (older) loads in the buffer. If the other loads are to the same 16-byte sub-block, the entering load is marked as a *hit*, since by the time it accesses the D-Cache array, the sub-block will be present (Code Example 16-2). The detection of a hit eliminates a transaction to the E-Cache, which results in making more slots available for other clients of the E-Cache bus (I-Cache, store buffer, snoops). Thus, it helps to organize the code so that data is accessed sequentially. This may involve interchanging loops so that array subscripts are incremented by one between each load access.

*Code Example 16-2 Interleaved D-Cache Hits and Misses to Same Sub-block*

```

.align start 16 bytes
ld      [start],%f0      (D-Cache miss)
ld      [start + 8],%f2  (D-Cache hit)
ld      [start + 16],%f4 (D-Cache miss)
ld      [start + 24],%f6 (D-Cache hit)

```

In 2-2 mode, UltraSPARC can access the E-Cache only every other cycle. This still provides an average of 8 bytes per cycle, but only in 16-byte chunks. Thus, it is important to try to schedule sequential loads to the same 16-byte D-Cache line, since this allows systems running in 2-2 mode to achieve the same steady-state load/issue rate as in 1-1-1 mode.

### 16.3.6.4 Mixing Independent Loads and Stores

---

**Note:** The bus turnaround penalty is two cycles for systems running in 1-1-1 mode only; systems running in 2-2 mode incur *no* turnaround penalty.

---

Mixing reads and writes from and to the E-Cache results in a penalty, caused by the difference in timing between reads and writes and also the bus turnaround time. UltraSPARC automatically tends to separate loads and stores through the use of the load buffer and store buffer. The loads are given access to the E-Cache, even if older stores have been waiting to access it. Only when the number of stores passes the “high-water mark” (5 stores) does the store buffer have priority. The code can be organized to further minimize the number of bus turnaround cycles. Code Example 16-3 shows how loads and stores can be grouped so that only one turn-around penalty occurs (for a given state of the load buffer and store buffer). This can be accomplished with the help of a memory reference analyzer (Section 16.3.9, “Non-Faulting Loads,” covers this in more detail).

*Code Example 16-3* Avoiding Bus Turnaround Penalties (1-1-1 mode only)

ld	[addr1], %11	←	ld[addr1], %11	
st	[addr2], %12	←	ld[addr3], %13	
ld	[addr3], %13	←	st[addr2], %12	
st	[addr4], %14	←	st[addr4], %14	←

2 Penalties
1 Penalty

### 16.3.6.5 Using LDDF to Load Two Single-Precision Operands/Cycle

UltraSPARC supports single cycle 8-byte data transfers into the floating-point register file for LDDF. Wherever possible, applications that use single-precision floating-point arithmetic heavily should organize their code and data to replace two LDFs with one LDDF. This reduces the load frequency by approximately one half, and cuts execution time considerably.

### 16.3.7 Store Buffer Considerations

The store buffer on UltraSPARC is designed so that stores can be issued even when the data is not ready. More specifically, a store can be issued in the same group as the instruction producing the result. The address of a store is buffered until the data is eventually available. Once in the store buffer, the store data is buffered until it can be sent “quietly” (that is, without interfering with other instructions) to the D-Cache, the E-Cache, I/O devices, or the frame buffer (for non-cacheable stores).

In order to increase the throughput to the E-Cache, which results in decreasing the frequency of the *store buffer full* condition, UltraSPARC collapses two stores to the same 16 bytes of memory into one store. Since compression only occurs among two adjacent entries in the store buffer, the code should be organized so that multiple stores to the same “region” in memory are issued sequentially (increasing or decreasing order).

### 16.3.8 Read-After-Write and Write-After-Read Hazards

A Read-After-Write (RAW) hazard occurs when a load to the same address as an older outstanding store is issued. UltraSPARC does not provide direct by-passing from intermediate stages of the store buffer to the various pipes that may result in pipeline stalls.

Most RAW hazards can be eliminated by proper register allocation and by eliminating spurious loads. Disassembled traces of various programs showed that most RAWs were “false” RAWs, and can be eliminated. However, some RAWs were “true” RAWs; they occur because two data structures point to the same memory location (through array indexes or pointers) without having knowledge that there could be a match between them. In order to simplify the hardware, the full 40 physical address bits are not used when comparing the address of the memory location requested by the load with the addresses associated with the stores in the store buffer. The rules are:

- The physical tag of the address is ignored
- If the load hits the D-Cache, bits <13:0> of the address are used for comparison (byte granularity)
- If the load misses the D-Cache, bits <13:4> of the address are used for comparison (sub-block granularity)

In order to cover both cache hits and cache misses, one should try to avoid RAWs based on a 16-byte boundary (using bits <13:4>). Even if a RAW occurs, the pipeline is not stalled until a use of the load data enters the pipeline (similar to the way loads are handled during D-Cache misses). Code Example 16-4 shows an example of back-to-back instructions causing a RAW hazard and a load-use. In the best scenario (that is, when the store buffer and load buffer are empty) the RAW hazard stalls the pipe for 8 cycles (versus one cycle for the normal load-use stall). This is mainly due to the fact that the store data enters the store buffer late in the pipe and that the load buffer must wait until the data is in the D-Cache before it can access it.

Code Example 16-4 RAW Hazard Penalty

st	%l1, [addr1]	
ld	[addr1], %l2	
add	%l2, %l3, %l4	

Under the Relaxed Memory Order (RMO) mode, stores can pass younger loads if a MEMBAR instruction has not been issued to prevent it. UltraSPARC provides hardware detection of Write-After-Read (WAR) hazards so that a store to the same memory address as an older outstanding load does not pass that load. If a WAR hazard is detected, the store waits in the store buffer until the older load completes. The CPI penalties resulting from this only have a second-order effect on performance. The store buffer may fill up (rare), or an extra RAW hazard could be generated because stores stay in the store buffer longer.

### 16.3.9 Non-Faulting Loads

The ability to move instructions “up” in the instruction stream beyond conditional branches can effectively hide the latencies of long operations. This also increases the number of candidate instructions that the compiler can schedule without conflicts. SPARC-V9 provides *non-faulting* loads (equivalent to *silent loads* used for Multiflow TRACE and Cydrome Cydra-5), so that loads can be moved ahead of conditional control structures that guard their use. Non-faulting loads execute as any other loads, except that catastrophic errors, such as segmentation fault conditions, do not cause the program to terminate. The hardware and software (trap handler) cooperate so that the load appears to complete normally with a zero result. In order to minimize page faults when a speculative load references a NULL pointer (address zero), system software should map low addresses (especially address zero) to a page of all zeros and use the Non-Faulting Only (NFO) page attribute bit.

Simulations of general code percolation for UltraSPARC have shown that there is much to be gained by using non-faulting loads. For integer programs the average group size (AGS) sent down the pipeline is 33% larger when code motion is allowed across one branch (using speculative loads) and 50% larger when instructions can be moved ahead of two branches.

## 17.1 Introduction

The chapter explains in detail how to group instructions to obtain maximum throughput in UltraSPARC. The following subsections explain the formatting conventions that make it easier to understand this information.

### 17.1.1 Textual Conventions

Rules are presented that consider instructions in three different ways:

#### Instructions:

Actual SPARC-V9 and UltraSPARC machine instructions. Instructions are always written in Mixed Case BODY FONT. Examples are:

- FdMULq (Floating-point multiply double to quad — SPARC-V9)
- LDDF (Load Double Floating-Point Register — SPARC-V9)
- SHUTDOWN (Power Down Support — UltraSPARC)

#### Instruction Families:

Groups of related SPARC-V9 instructions, introduced (but not described) in *The SPARC Architecture Manual, Version 9*. Instruction families are always written in Mixed Case Bold Face Body Font. Examples are:

- **BPcc** (Branch on Integer Condition Codes with Prediction)
  - Consists of the following instructions: BPA, BPCC, BPCS, BPE, BPG, BPGE, BPGU, BPL, BPLE, BPLEU, BPN, BPNE, BPNEG, BPPOS, BPVC, and BPVS.

- **FMOVcc** (Move Floating-Point Register on Condition)
  - Consists of the following instructions: FMOV{s,d,q}A, FMOV{s,d,q}CC, FMOV{s,d,q}CS, FMOV{s,d,q}E, FMOV{s,d,q}G, FMOV{s,d,q}GE, FMOV{s,d,q}GU, FMOV{s,d,q}L, FMOV{s,d,q}LE, FMOV{s,d,q}LEU, FMOV{s,d,q}N, FMOV{s,d,q}NE, FMOV{s,d,q}NEG, FMOV{s,d,q}POS, FMOV{s,d,q}VC, and FMOV{s,d,q}VS.

**Instruction Classes:**

Groups of SPARC-V9 and UltraSPARC instructions that have similar effects. Instruction classes are always written in *lower case italic body font*. Examples are:

- *setcc* (any instruction that sets the condition codes)
- *alu* (any instruction processed in the Arithmetic and Logic Unit)

### 17.1.2 Example Conventions

Instructions are shown with offsets between their stages, to indicate the amount of latency that (normally) occurs between the instructions. The following instruction pair has one cycle of latency:

```

ADD   i1, i2, i6   G   E   C   N1  N2  N3  W
SLL   i6, 2, i8    G   E   C   N1  N2  N3  W

```

This instruction pair has no latency:

```

alu    → r6   G   E   C   N1  N2  N3  W
store  → r6   G   E   C   N1  N2  N3  W

```

## 17.2 General Grouping Rules

Up to four instructions can be dispatched in one cycle, subject to availability from the instruction buffer, execution resources, and instruction dependencies. UltraSPARC has input (read-after-write) and output (write- after-write) dependency constraints, but no anti-dependency (write-after-read) constraints on instruction grouping.

Instructions belong to one or more of the following categories:

- Single group
- IEU
- Control transfer
- Load/store

- Floating-point/graphics

---

**Note:** CALL, RETURN, JMPL, **BPr**, PST and FCMP{LE,NE,GT,EQ}{16,32} belong to multiple categories.

---

### 17.3 Instruction Availability

Instruction dispatch is limited to the number of instructions available in the instruction buffer. Several factors limit instruction availability. UltraSPARC fetches up to four instructions per clock from an aligned group of eight instructions. When the fetch address **mod** 32 is equal to 20, 24, or 28, then three, two, or one instruction(s) respectively will be added to the instruction buffer. The next cache line and set are predicted using a next field and set predictor for each aligned four instructions in the instruction cache. When a set or next field mispredict occurs, instructions are not added to the instruction buffer for two clocks.

When an I-Cache miss occurs, instructions are added to the instruction buffer as data is returned from the E-Cache. For an E-Cache hit, this results in a five to six clock delay in adding instructions to the buffer. Up to eight sequential instructions are added for each I-Cache miss. The next fetch from the I-Cache will not add instructions to the instruction buffer for one to two clocks after the E-Cache instructions are added. Back-to-back I-Cache misses will occur at a maximum rate of eight clocks each for E-Cache hits.

E-Cache misses and arbitration for E-Cache cause additional delay in adding instructions to the buffer. An E-Cache miss has a delay of at least eleven clocks, plus the System Interconnect latency for the first word of the block. An I-Cache miss and E-Cache hit following an E-Cache miss returns instructions eight clocks after the last word of data from the E-Cache miss is delivered on the system interconnect.

### 17.4 Single Group Instructions

Certain instructions are always dispatched by themselves to simplify the hardware. These instructions are: LDD(A), STD(A), block load instructions (LDDF{A} with an ASI of 70<sub>16</sub>, 71<sub>16</sub>, 78<sub>16</sub>, 79<sub>16</sub>, F0<sub>16</sub>, F1<sub>16</sub>, F8<sub>16</sub>, F9<sub>16</sub>), **ADDCC**{cc}, **SUBCC**{cc}, **{F}MOVcc**, {F}MOVr, SAVE, RESTORE, {U,S}MUL{cc}, MULX, MULScc, {U,S}DIV{X}, {U,S}DIVcc, LDSTUB{A}, SWAP{A}, CAS{X}A, LD{X}FSR, ST{X}FSR, SAVED, RESTORED, FLUSH{W}, ALIGNADDR, RETURN, DONE, RETRY, WR{PR}, RD{PR}, **Tcc**, SHUT-DOWN, and the second control transfer instruction of a DCTI couple.

## 17.5 Integer Execution Unit (IEU) Instructions

IEU instructions can be dispatched only if they are in the first three instruction slots. A maximum of two IEU instructions can be executed in one cycle. There are two IEU pipelines: IEU<sub>0</sub> and IEU<sub>1</sub>. The two data paths are slightly different, and some IEU instructions can be dispatched only to a particular pipeline. The following instructions can be dispatched to either IEU pipeline: ADD, AND, ANDN, OR, ORN, SUB, XOR, XNOR and SETHI. These instructions can be grouped together or with older IEU<sub>0</sub> or IEU<sub>1</sub> specific instructions.

The IEU<sub>0</sub> data path has dedicated hardware for shift instructions: SLL{X}, SRL{X}, SRA{X}. Two shift instructions cannot be grouped together. Shift instructions can be grouped with older IEU<sub>1</sub> specific instructions, but they cannot be grouped with older non-specific IEU instructions. For example:

ADD	i1, i2, i6	G	E	C	N <sub>1</sub>	N <sub>2</sub>	N <sub>3</sub>	W
SLL	i6, 2, i8		G	E	C	N <sub>1</sub>	N <sub>2</sub>	N <sub>3</sub> W

The IEU<sub>1</sub> datapath has dedicated hardware for the condition-code-setting instructions: (TADDcc{TV}, TSUBcc{TV}, ADDcc, ANDcc, ANDNcc, ORcc, ORNcc, SUBcc, XORcc, XNORcc), EDGE and ARRAY. CALL, JMPL, BPr, PST and FC-MP{LE,NE,GT,EQ}{16,32} also require the IEU<sub>1</sub> data path (besides counting as CTI, store, or floating-point instructions respectively), since they must access the integer register file. Two instructions requiring the use of IEU<sub>1</sub> cannot be grouped together; for example, only one instruction that sets the condition codes can be dispatched per cycle. An IEU<sub>1</sub> instruction can be grouped with older shift instructions and non-specific IEU instructions.

---

**Note:** For UltraSPARC-II, a valid control transfer instruction (CTI) that was fetched from the end of a cache line is not dispatched until its delay slot also has been fetched.

---

### 17.5.1 Multi-Cycle IEU Instructions

Some integer instructions execute for several cycles and sometimes prevent the dispatch of subsequent instructions until they complete.

MULScc inserts one bubble after it is dispatched.

SDIV{cc} inserts 36 bubbles, UDIV{cc} inserts 37 bubbles, and {U,S}DIVX inserts 68 bubbles after they are dispatched.

MULX, and {U,S}MUL{cc} delay dispatching subsequent instructions for a variable number of clocks, depending on the value of the *rs1* operand. Four bubbles are inserted when the upper 60 bits of *rs1* are zero, or for signed multiplies when the upper 60 bits of *rs1* are one. Otherwise, an additional bubble is inserted each time the upper 60 bits of *rs1* are not zero (or one for signed multiplies) after arithmetic right shifting *rs1* by two bits. This implies a maximum of 18 bubbles for SMUL{cc}, 19 bubbles for UMUL{cc}, and 34 bubbles for MULX.

WR{PR} inserts four bubbles after it is dispatched. RDPR from the CANSAVE, CANRESTORE, CLEANWIN, OTHERWIN, FPRS, and WSTATE registers, and RD from *any* register are not dispatchable until four clocks after the instruction reaches the first slot of the instruction buffer.

Writes to the TICK, PSTATE, and TL registers and FLUSH{W} instructions cause a pipeline flush when they reach the W Stage, effectively inserting nine bubbles.

### 17.5.2 IEU Dependencies

Instructions that have the same destination register (in the same register file) cannot be grouped together, unless the destination register is %g0. For example:

<i>alu</i>	→ i6	G	E	C	N <sub>1</sub>	N <sub>2</sub>	N <sub>3</sub>	W
<i>load</i>	→ i6		G	E	C	N <sub>1</sub>	N <sub>2</sub>	N <sub>3</sub> W

Instructions that reference the result of an IEU instruction cannot be grouped with that IEU instruction, unless the result is being stored in %g0. For example:

<i>alu</i>	→ i6	G	E	C	N <sub>1</sub>	N <sub>2</sub>	N <sub>3</sub>	W
LDX	[i6+i1], i8		G	E	C	N <sub>1</sub>	N <sub>2</sub>	N <sub>3</sub> W

There are two exceptions to this rule: Integer stores can store the result of an IEU instruction other than FCMP{LE,NE,GT,EQ}{16,32} and be in the same group. For example:

<i>alu</i>	→ r6	G	E	C	N <sub>1</sub>	N <sub>2</sub>	N <sub>3</sub>	W
<i>store</i>	→ r6	G	E	C	N <sub>1</sub>	N <sub>2</sub>	N <sub>3</sub>	W

Also, **BPicc** or **Bicc** can be grouped with an older instruction that sets the condition codes. For example:

<i>seticc</i>	G	E	C	N <sub>1</sub>	N <sub>2</sub>	N <sub>3</sub>	W
<b>BPicc</b>	G	E	C	N <sub>1</sub>	N <sub>2</sub>	N <sub>3</sub>	W

Instructions that read the result of a **MOVcc** or **MOVr** cannot be in the same group or the following group. For example:

```

MOVcc %xcc, 0, i6      G  E  C  N1  N2  N3  W
LDX   [i6+i1], i8          G  E  C  N1  N2  N3  W

```

Instructions that read the result of an **FCMP{LE,NE,GT,EQ}{16,32}** (including stores) cannot be in the same group or in the two following groups. **STD** is treated as dependent on earlier **FCMP** instructions, regardless of the actual registers referenced. For example:

```

FCMPLE32 f2, f4, i6    G  E  C  N1  N2  N3  W
LDX   [i6+i1], i8          G  E  C  N1  N2  N3  W

```

In some cases, UltraSPARC prematurely dispatches an instruction that uses the result of an **FCMP{LE,NE,GT,EQ}{16,32}**; it then cancels the instruction in the **W** Stage and refetches it. This effectively inserts nine bubbles into the pipe. To avoid this, software should explicitly force the use instruction to be in the *third* group or later after the **FCMP{LE,NE,GT,EQ}{16,32}**.

**MULX**, **{U,S}MUL{cc}**, **MULSc**, **{U,S}DIV{X}**, **{U,S}DIVcc**, and **STD** cannot be in the two groups following an **FCMP{LE,NE,GT,EQ}{16,32}**. For example:

```

FCMPLE32 f2, f4, i6    G  E  C  N1  N2  N3  W
MUL   i8,i7,i9          G  E  C  N1  N2  N3  W

```

**FMOVr** cannot be in the same group or in the group following an **IEU** instruction, even if it does not reference the result of the **IEU** instruction. It cannot be in the same group or the next two groups following an **FCMP{LE,NE,GT,EQ}{16,32}**. For example:

```

ADD   i1, i2, i6      G  E  C  N1  N2  N3  W
FMOVr i5,i7          G  E  C  N1  N2  N3  W

```

FCMPLE16 → i6	G	E	C	N <sub>1</sub>	N <sub>2</sub>	N <sub>3</sub>	W
FMOVr i5				G	E	C	N <sub>1</sub> N <sub>2</sub> N <sub>3</sub> W

## 17.6 Control Transfer Instructions

One Control Transfer Instruction (CTI) can be dispatched per group. The following control transfer instructions are not single group instructions: **CALL**, **BPcc**, **Bicc**, **FB(P)fcc**, **BPr**, and **JMPL**. **CALL** and **JMPL** are always dispatched as the oldest instruction in the group; that is, a group break is forced before dispatching these instructions.

**DONE**, **RETRY**, and the second instruction of a delayed control transfer instruction (DCTI) couple flush the pipe when they reach the W Stage, effectively inserting nine bubbles into the pipe. The pipeline is flushed even if the second DCTI is annulled.

### 17.6.1 Control Transfer Dependencies

UltraSPARC can group instructions following a control transfer with the control transfer instruction. Instructions following the delay slot come from the predicted instruction stream. For example, if a branch is predicted taken:

<i>setcc</i>	G	E	C	N <sub>1</sub>	N <sub>2</sub>	N <sub>3</sub>	W
<b>BPcc</b>	G	E	C	N <sub>1</sub>	N <sub>2</sub>	N <sub>3</sub>	W
FADD (delay slot)	G	E	C	N <sub>1</sub>	N <sub>2</sub>	N <sub>3</sub>	W
<b>FMUL</b> (branch target)	G	E	C	N <sub>1</sub>	N <sub>2</sub>	N <sub>3</sub>	W

If the branch is predicted not taken:

<i>setcc</i>	G	E	C	N <sub>1</sub>	N <sub>2</sub>	N <sub>3</sub>	W
<b>BPcc</b>	G	E	C	N <sub>1</sub>	N <sub>2</sub>	N <sub>3</sub>	W
FADD (delay slot)	G	E	C	N <sub>1</sub>	N <sub>2</sub>	N <sub>3</sub>	W
<b>FDIV</b> (sequential)	G	E	C	N <sub>1</sub>	N <sub>2</sub>	N <sub>3</sub>	W

If the delay slot of a DCTI is aligned on a 32-byte address boundary (that is, the DCTI is the last instruction in a cache line and the delay slot contains the first instruction in the *next* cache line), then the DCTI *cannot* be grouped with instructions from the predicted stream. For example:

<i>setcc</i>	G	E	C	N <sub>1</sub>	N <sub>2</sub>	N <sub>3</sub>	W
<b>BPcc</b>	G	E	C	N <sub>1</sub>	N <sub>2</sub>	N <sub>3</sub>	W
<b>FADD</b> (32-byte aligned)	G	E	C	N <sub>1</sub>	N <sub>2</sub>	N <sub>3</sub>	W
<b>FMUL</b> (branch target)		G	E	C	N <sub>1</sub>	N <sub>2</sub>	N <sub>3</sub> W

If the second instruction of the predicted stream is aligned on a 32-byte address boundary, then the DCTI *cannot* be grouped with that instruction. For example:

<b>BPcc</b>	G	E	C	N <sub>1</sub>	N <sub>2</sub>	N <sub>3</sub>	W
ADD (delay slot)	G	E	C	N <sub>1</sub>	N <sub>2</sub>	N <sub>3</sub>	W
<b>FADD</b>	G	E	C	N <sub>1</sub>	N <sub>2</sub>	N <sub>3</sub>	W
<b>FMUL</b> (32-byte aligned)		G	E	C	N <sub>1</sub>	N <sub>2</sub>	N <sub>3</sub> W

The delay slot of a DCTI cannot be grouped with instructions from the predicted stream of another DCTI following the delay slot. For example:

<b>FADD</b> (delay slot 1)	G	E	C	N <sub>1</sub>	N <sub>2</sub>	N <sub>3</sub>	W
<b>BPcc</b>	G	E	C	N <sub>1</sub>	N <sub>2</sub>	N <sub>3</sub>	W
ADD (delay slot 2)	G	E	C	N <sub>1</sub>	N <sub>2</sub>	N <sub>3</sub>	W
<b>FMUL</b> (branch target)		G	E	C	N <sub>1</sub>	N <sub>2</sub>	N <sub>3</sub> W

When a control transfer is mispredicted, the instruction buffer and instructions younger than the delay slot in the pipe are flushed, effectively inserting four bubbles in the pipe. An **FDIV** or **FSQRT** in the mispredicted stream cause dependent instructions in the correct branch stream to stall until the **FDIV** or **FSQRT** reaches

the  $W_1$  Stage<sup>1</sup>. If the branch in the previous example was predicted not taken but actually was taken:

<i>setcc</i>	G	E	C	$N_1$	$N_2$	$N_3$	W	
<b>BPcc</b> (mispredicted)	G	E	C	$N_1$	$N_2$	$N_3$	W	
<b>FADD</b> (delay slot)	G	E	C	$N_1$	$N_2$	$N_3$	W	
<b>FMUL</b> → $f_0$ (sequential)	G	E	C	$N_1$	$N_2$	$N_3$	W	$W_1$
<b>FMUL</b> $f_0, f_0, f_0$ (branch target)								G E

If an annulling branch is predicted not taken, the delay slot is still dispatched.

Multicycle instructions (except load instructions) run to completion, even if the delay slot instruction is annulled. For example:

<b>BPcc, a</b> (not taken)	G	E	C	$N_1$	$N_2$	$N_3$	W	
<i>imul</i> (delay slot)	G	E	E	E	E	E	E	...

The *imul* unit is busy for the duration of the multiply.

An annulled delay slot other than a load affects subsequent dependency checking until the delay slot reaches the  $W_1$  Stage. For example:

<b>BPcc, a</b> (not taken)	G	E	C	$N_1$	$N_2$	$N_3$	W	
<b>FDIV</b> → $f_0$ (delay slot)	G	E	C	$N_1$	$N_2$	$N_3$	W	$W_1$
<b>FADD</b> $f_0, f_0, f_1$ (sequential)								G

In the example above, the **FADD** instruction is stalled in issue until the **FDIV** instruction completes.

A predicted annulling load does not affect dependency checking after it is dispatched. For example:

<b>BPcc, a</b> (predicted not taken)	G	E	C	$N_1$	$N_2$	$N_3$	W	
<i>fld</i> → $f_0$ (delay slot)	G	E	C	$N_1$	$N_2$	$N_3$	W	
<b>FADD</b> $f_0, f_0, f_1$ (sequential)	G	E	C	$N_1$	$N_2$	$N_3$	W	

---

1. The  $W_1$  Stage is a virtual stage that is normally not visible to the programmer.

An annulled load use or floating-point use will be treated as a dependent instruction until the  $N_2$  Stage of the branch. For example:

```

FADD  f7,f7,f6           G  E  C  N1  N2  N3  W
Bcc, a (not taken)      G  E  C  N1  N2  N3  W
FADD  f6,f7,f8           G  flushed
FADD  f6,f7,f8           G  E  C  N1  N2
    
```

If the annulling branch is grouped with a delay slot containing a load use, the group will pay the full load use penalty even if the load use is annulled. This is because the branch is not resolved until the use stall is released.

WR{PR}, SAVE, SAVED, RESTORE, RESTORED, RETURN, RETRY, and DONE are stalled in the G Stage until earlier annulling branches are resolved, even if they are not in the delay slot. This means that they cannot be dispatched in the same group or the first three groups following an annulling branch instruction. For example:

```

Bicc, a           G  E  C  N1  N2  N3  W
SAVE              G  E  C  N1  N2
    
```

LDD{A}, LDSTUB{A}, SWAP{A} and CAS{X}A are stalled in the G Stage if there is a delayed control transfer instruction in the E Stage or C Stage. For example:

```

Bicc           G  E  C  N1  N2  N3  W
LDD           G  E  C  N1  N2
    
```

## 17.7 Load / Store Instructions

Load / store instructions can be dispatched only if they are in the first three instruction slots. One load/store instruction can be dispatched per group. Load / store instructions other than single group are: LD{SB,SH,SW,UB,UH,UW,X}{A}, LD{D}F{A}, ST{B,H,W,X}{A}, STF{A}, STDF{A}, JMPL, MEMBAR, STBAR, PREFETCH{A}.

LDD{A}, STD{A}, LDSTUB{A}, SWAP{A} will not dispatch younger instructions for one clock after they are dispatched. CAS{X}A will not dispatch younger instructions for two clocks after they are dispatched.

Loads are not stalled on a cache miss, instead they are enqueued in the load buffer until data can be returned. Load data is returned in the order that loads are issued, so a cache miss forces subsequent load hits to be enqueued until the older load miss data is available.

Stores are not stalled on a cache miss. Stores are enqueued in the store buffer until data can be written to the E-Cache SRAM for cacheable accesses, the UDB for noncacheable accesses, or the internal register for internal ASIs. Store data is written in the order that stores are issued, so a cache miss forces subsequent store hits to remain enqueued until the older store miss data is written out.

### 17.7.1 Load Dependencies and Interaction with Cache Hierarchy

Instructions that reference the result of a load instruction cannot be grouped with the load instruction or in the following group unless the register is `%g0`. For example:

```
LDDF   [r1], f6 (not enqueued)   G   E   C   N1  N2  N3  W
FMULD  f4, f6, f8                 G   E   C   N1  N2  N3
```

Single-precision floating-point loads lock the double register containing the single precision *rd* for data dependency checking. For example:

```
LDF    [r1], f6 (not enqueued)   G   E   C   N1  N2  N3  W
FMULs  f7, f7, f8                 G   E   C   N1  N2  N3
```

Instructions other than floating-point loads that have the same destination register as an outstanding load are treated the same as a source register dependency. For example:

```
load   i6 (not enqueued)         G   E   C   N1  N2  N3  W
ADD    i2, i1, i6                 G   E   C   N1  N2  N3
```

When an instruction referencing a load result enters the E Stage and the data is not yet returned, all instructions in the E Stage and earlier will be stalled. If there are multiple load uses, then all E Stage and earlier instructions will be stalled until loads that have dependencies return data. E Stage stalls can occur when referencing the result of a signed integer load, a load that misses the D-Cache or a D-Cache load hit whose data is delayed following one of the two previous cases.

#### 17.7.1.1 Delayed Return Mode

Signed integer loads that hit the D-Cache cause UltraSPARC to enter delayed return mode. In delayed return mode, an extra clock of delay is added to all returning load data. UltraSPARC remains in delayed return mode until some load other than a signed integer D-Cache hit can return data in the normal time without colliding with a delayed return mode load.

### 17.7.1.2 Cache Timing

The following example illustrates D-Cache hit timing. The first load causes UltraSPARC to enter delayed return mode, returning data in the  $N_1$  Stage. The second load is also in delayed return mode returning data in its  $N_1$  Stage, otherwise it would collide with the first load data. The group containing the third load and the first ADD (which references the first load data) is stalled in the E Stage for one clock until both load uses by the first ADD have returned data. Since the third load is stalled in E, its normal C Stage data return will not collide with a previous delayed return mode load. This allows the last ADD to avoid an E Stage stall. If the third load was not grouped with the first ADD, it would not be stalled in the E Stage, and the last ADD would be dispatched one clock earlier. The third load causes the pipeline to exit delayed return mode.

LDSB	[i1], i6 (D-Cache hit)	G	E	C	$N_1$	$N_2$	$N_3$	W	
LDB	[i3], i7 (D-Cache hit)		G	E	C	$N_1$	$N_2$	$N_3$	W
LDB	[i7], i4 (D-Cache hit)				G	E	E	C	$N_1$
ADD	i6,i7,i8				G	E	E	C	$N_1$ $N_2$
ADD	i4,i5,i9						G	E	C

A D-Cache load miss that hits the E-Cache will return data seven clocks after the load reaches the C Stage for delayed return mode and six clocks after the load reaches the C Stage otherwise. Because load data is returned in order, a D-Cache load hit that reaches the C Stage one clock after a D-Cache miss also returns data seven clocks after the load reaches the C Stage for signed integer loads and six clocks after the load reaches the C Stage otherwise. The latency for subsequent D-Cache load hits is reduced as bubbles occur between loads reaching the C Stage and there are no D-Cache misses.

### 17.7.1.3 Block Memory Accesses

Unlike other loads, block loads do not lock all of their destination registers. If there are two block loads outstanding, any instruction except a block store will be held in the G Stage until the first block load leaves the load buffer. A block load leaves the load buffer when its first word of data has returned. Each system clock that Data\_Stall is asserted when returning subsequent words of the block load causes two or three bubbles to be inserted into the pipeline, depending on the processor-to-UPA frequency ratio.

### 17.7.1.4 Read-After-Write and Interaction with Store Buffer

If a load hits the D-Cache and overlaps a store in the store buffer, the load will not return data until two clocks after the store updates the D-Cache. The overlap check is pessimistic, because only the lower 14 bits of the effective memory address are checked. If a store is issued one clock earlier than an overlapping load that hits the D-Cache, the load data will be returned seven clocks later than normal. If a load misses the D-Cache and if bits 13..4 of the load's effective memory address are the same as a store in the store buffer, the load data will not be returned until six clocks after the store leaves the store buffer. If a store is issued one clock earlier than a D-Cache miss load and bits 13..4 of the address are the same, the load data will be returned six clocks later than a normal D-Cache miss load.

MEMBAR #StoreLoad or #MemIssue will block younger loads from returning data until three clocks after no older stores are outstanding (see Section 17.7.2, "Store Dependencies," on page 294). In the best case, a load use will be stalled in the E Stage until 15 clocks after the previous store is dispatched.

### 17.7.1.5 Other Timing Issues

Additional clocks are added to the time a load returns data for E-Cache misses and arbitration for the D- and E-Caches. An E-Cache miss adds at least twelve clocks plus the System Interconnect latency for the first word of the block, compared to a D-Cache hit. A D-Cache hit following an E-Cache miss returns data one clock after the E-Cache miss data is returned. A D-Cache miss, E-Cache hit following an E-Cache miss returns data nine clocks after the last word of data from the E-Cache miss is delivered on the system interconnect. Back-to-back E-Cache misses to clean lines can be issued at a maximum rate of four clocks plus the system latency for the first word of the block. Writeback of dirty data can be overlapped if the system supports it; the latency to the first word of read data is at least 18 processor clocks.

LD{X}FSR blocks dispatch of younger floating-point / graphics instructions that reference floating-point registers, **FB{P}fcc**, **MOVfcc**, ST{X}FSR, and LD{X}FSR instructions until four clocks after the data is returned in delayed return mode, and five clocks after the load data is returned otherwise. For example, if there are no outstanding load misses from the D-Cache:

LDFSR (D-Cache hit)	G	E	C	N <sub>1</sub>	N <sub>2</sub>	N <sub>3</sub>	W	W <sub>1</sub>	W <sub>2</sub>
FMULS f7,f7,f8									G

LDD{A} instructions are held in the G Stage until three clocks after the N<sub>3</sub> Stage, or until older loads have returned data. If LDD{A} is dispatched and a miss occurs on an N<sub>2</sub> Stage or earlier load, the instruction will be canceled in the W Stage and fetched again. It will then be held in the G Stage until three clocks after older loads have returned data.

FLUSH{W}, {F}MOVr, MOVcc, RDFPRS, STD{A}, loads and stores from an internal ASI (4x-6x, 76, 77), SAVE, RESTORE, RETURN, DONE, RETRY, WRPR, and MEMBAR #Sync instructions cannot be dispatched until three clocks after older loads have returned data. The instruction is stalled in the G Stage until the N<sub>3</sub> Stage of the earliest outstanding load, if the load is not enqueued. For example:

<i>load</i> (not enqueued)	G	E	C	N <sub>1</sub>	N <sub>2</sub>	N <sub>3</sub>	W		
SAVE						G	E	C	N <sub>1</sub>

LD{SB,SH,SW,UB,UH,UW,X}{A}, LD{D}F{A}, LDD{A}, LDSTUB{A}, SWAP{A}, CAS{X}A, LD{X}FSR, MEMBAR #MemIssue and MEMBAR #StoreLoad are held in the G Stage if there are already nine outstanding loads. A load is considered outstanding from the clock that it enters the E Stage through the clock that it returns data.

## 17.7.2 Store Dependencies

A store is considered outstanding from the clock that it enters the E Stage until two clocks after the data leaves the store buffer. Data leaves the store buffer when the write is issued to the E-Cache SRAM for cacheable accesses, UDB for non-cacheable accesses, and internal register for internal ASI. If there is no extra delay, a noncacheable store or cacheable store that misses the D-Cache will be outstanding for ten clocks after it is dispatched. An internal ASI or cacheable store that hits the D-Cache will be outstanding for eleven clocks after it is dispatched. If the last two stores in the store buffer are writing to the same 16-byte block and both are ready to go to the E-Cache, the store buffer will compress the two entries into one. This reduces the number of outstanding stores by one. Compression will be repeated as long as the last two entries are ready to go and are compressible.

ST{B,H,W,X}{A}, STF{A}, STDF{A}, STD{A}, LDSTUB{A}, SWAP{A}, CAS{X}A, FLUSH, STBAR, MEMBAR #StoreStore, and MEMBAR #LoadStore are not dispatched if there are already eight outstanding stores. A block store counts as eight outstanding stores when it is dispatched.

If bits 13..4 of a store's effective memory address are the same as an older load in the load buffer, the store will remain outstanding until four clocks after the load is not outstanding.

A MEMBAR #LoadStore or #MemIssue will force younger stores to remain outstanding until four clocks after all older loads are not outstanding. In PSO or TSO, stores remain outstanding until four clocks after all older loads are not outstanding. STBAR, MEMBAR #StoreStore, and MEMBAR #MemIssue will prevent a younger store from leaving the store buffer until five clocks after an S\_REPLY is received from the system for all older noncacheable stores. A store in TSO will remain outstanding until five clocks after an S\_REPLY is received for all older non-cacheable stores.

Additional clocks are added to the time a cacheable store is outstanding due to E-Cache misses and delays in arbitration for the D- and E-Caches. A minimum of twelve clocks plus the UPA latency for accessing the last word of the cache block will be added to the time a cacheable store is outstanding due to an E-Cache miss. Back-to-back cacheable store misses can be issued at a maximum rate of thirteen clocks plus the system latency for the last word of the block. Writeback of dirty data can be overlapped if the system supports it; the latency to the first word of read data is at least 18 processor clocks.

Noncacheable stores are removed from the store buffer with the same timing as if the store were an E-Cache hit, provided that the System Interconnect can accept them. Depending on the system, up to ten non-cacheable store requests may be outstanding past the store buffer. A noncacheable store is considered outstanding on the interconnect for two system clocks (four to six processor clocks) after the S\_REPLY for the store is received. One noncacheable store (possibly compressed) can be issued every four clocks to the system interconnect.

LDSTUB, SWAP, CAS{X}A, store to internal ASI, block store, FLUSH, and MEMBAR #Sync instructions are not dispatched until no older stores are outstanding. The maximum rate of internal ASI stores or atomics is one every 12 clocks.

ST{X}FSR cannot be dispatched in the two groups following another ST{X}FSR.

PDIST cannot be dispatched in the group after a floating-point store or when a block store is outstanding.

## 17.8 Floating-Point and Graphic Instructions

Floating-point and graphics instructions that reference floating-point registers are divided into two classes: A and M. Two of these instructions can be dispatched together only if they are in different classes.

**A Class:**

F{i,x}TO{s,d}, F{s,d}TO{d,s}, F{s,d}TO{i,x}, FABS{s,d}, FADD{s,d}, FALIGNDATA, FAND{s}, FANDNOT1{s}, FANDNOT2{s}, FCMP{E}{s,d}, FEXPAND, FMOVr{s,d}, FMOV{s,d}cc, FNAND{s}, FNEG{s,d}, FNOR{s}, FNOT1{s}, FNOT2{s}, FONE{s}, FOR{s}, FORNOT1{s}, FORNOT2{s}, FPADD{16,32}{s}, FPMERGE, FPSUB{16,32}{s}, FSRC1{s}, FSRC2{s}, FSUB{s,d}, FXNOR{s}, FXOR{s}, and FZERO{s}.

**M Class:**

FCMP{LE,NE,GT,EQ}{16,32}, FDIST, FDIV{s,d}, FMUL{d}8SUX16, FMUL{d}8ULX16, FMUL{s,d}, FMUL8x16{AL,AU}, FPACK{16,32,FIX}, FsmULD, and FSQRT{s,d}.

FDIV{s,d}, FSQRT{s,d}, and FCMP{LE,NE,GT,EQ}{16,32} instructions break the group; that is, no earlier instructions are dispatched with these instructions.

### 17.8.1 Floating-Point and Graphics Instruction Dependencies

Instructions that have the same destination register (in the same register file) cannot be grouped together. For example:

<b>FADD</b>	f2, f2, f6	G	E	C	N <sub>1</sub>	N <sub>2</sub>	N <sub>3</sub>	W
<b>LDF</b>	[r0+r1], f6	G	E	C	N <sub>1</sub>	N <sub>2</sub>	N <sub>3</sub>	W

**FBfcc** cannot be grouped with an older **FCMP{E}{s,d}**, even if they reference different floating-point condition codes. For example:

<b>FCMP</b>	fcc0, f2, f4	G	E	C	N <sub>1</sub>	N <sub>2</sub>	N <sub>3</sub>	W
<b>FBfcc</b>	fcc1, target	G	E	C	N <sub>1</sub>	N <sub>2</sub>	N <sub>3</sub>	W

It is possible, however, for an **FCMP{E}{s,d}** to be grouped with an older **FBfcc** in the same group. For example:

<b>FBfcc</b>	G	E	C	N <sub>1</sub>	N <sub>2</sub>	N <sub>3</sub>	W
<b>FCMP</b>	G	E	C	N <sub>1</sub>	N <sub>2</sub>	N <sub>3</sub>	W

An **FMOVcc** that references the same condition code set by a **FCMP{E}{s,d}** cannot be in the same or the following group. For example:

<b>FCMP</b>	fcc0, f2, f4	G	E	C	N <sub>1</sub>	N <sub>2</sub>	N <sub>3</sub>	W
<b>FMOVcc</b>	fcc0, f6, f8	G	E	C	N <sub>1</sub>	N <sub>2</sub>	N <sub>3</sub>	W

**FMOVcc** cannot be in the same group as **FCMP{E}{s,d}**, because they are both A-Class floating-point instructions.

MOVcc based on a floating-point condition code can be in the same group as an FCMP{E}{s,d}, however, if they reference different condition codes. For example:

<b>FCMP</b>	fcc0, f2, f4	G	E	C	N <sub>1</sub>	N <sub>2</sub>	N <sub>3</sub>	W
<b>MOVcc</b>	fcc1, f6, f8	G	E	C	N <sub>1</sub>	N <sub>2</sub>	N <sub>3</sub>	W

Latencies between dependent floating-point and graphics instructions are shown in Table 17-1, “Latencies for Floating-Point and Graphics Instructions,” on page 300. Latencies depend on the instruction generating the result (use the left column of the table to select a row) and the operation using the result (use the top row of the table to select a column). For example:

<b>FADDs</b>	f2, f3, f0	G	E	C	N <sub>1</sub>	N <sub>2</sub>	N <sub>3</sub>	W
<b>FMULs</b>	f6, f1, f2				G	E	C	N <sub>1</sub> N <sub>2</sub> N <sub>3</sub>
<b>FADDs</b>	f2, f3, f0	G	E	C	N <sub>1</sub>	N <sub>2</sub>	N <sub>3</sub>	W
<b>FMOVs</b>	f6, f1, f2				G	E	C	N <sub>1</sub> N <sub>2</sub>

FDIV{s,d}, FSQRT{s,d}, block load, block store, ST{X}FSR, and LD{X}FSR instructions wait in the G Stage for the remaining latency of the previous divide or square root, even if there is no data dependency. An FGA or FGM instruction (see Table 17-1) that first enters the G Stage one cycle before an FDIV or FSQRT dependent instruction would be released will be held for one clock, regardless of data dependency.

FDIV and FSQRT use the floating-point multiplier for final rounding, so an M-Class operation cannot be dispatched in the third clock before the divide is finished. A load use stall that occurs in the third or fourth clock before normal divide completion will delay completion by a corresponding amount.

FDIV and FSQRT stall earlier instructions with the same rd (including floating-point loads) for the same time as a source register dependency.

Graphics instructions, FdTOi, FxTOs, FdTOS, FDIVs, and FSQRTs lock the double-precision register containing the single-precision result for data dependency checking. For example:

<b>FORs</b>	f2, f4, f0	G	E	C	N <sub>1</sub>	N <sub>2</sub>	N <sub>3</sub>	W
<b>FANDs</b>	f1, f1, f1		G	E	C	N <sub>1</sub>	N <sub>2</sub>	N <sub>3</sub> W

Floating-point stores other than ST{X}FSR can store the result of a floating-point or graphics instruction other than **FDIV** or **FSQRT** and be in the same group. For example:

```
FADDs f2, f5, f6      G  E  C  N1 N2 N3 W
STF    f6, [address]  G  E  C  N1 N2 N3 W
```

Floating-point stores of the result of an **FDIV** or **FSQRT** are treated the same as a dependent floating-point instruction.

ST(X)FSR cannot be dispatched in the two groups following a floating-point or graphics instruction that references the floating-point registers. For example:

```
FMULd      G  E  C  N1 N2 N3 W
STFSR                G  E  C  N1 N2 N3
```

To simplify critical timing paths, floating-point operations are usually stalled in the G Stage until earlier floating-point operations with a different precision complete, regardless of data dependency. This behavior is described more precisely in the following two rules. Floating-point loads and stores are independent of these mixed precision rules.

1. A floating-point or graphics instruction that follows an **FMOV**, **FABS**, **FNEG** of different precision break the group, even if there is no data dependency. For example:

```
FMOVs      G  E  C  N1 N2 N3 W
FMULd                G  E  C  N1 N2 N3 W
```

2. A floating-point or graphics instruction following an operation other than **FMOV**, **FABS**, **FNEG**, **FDIV**, **FSQRT** of different precision is stalled until the N<sub>2</sub> Stage of the earlier operation, even if there is no data dependency. For example:

```
FADDs f2, f5, f0      G  E  C  N1 N2 N3 W
FMULd f2, f2, f2                G  E  C  N1 N2
```

As an exception to the previous rule, **FDIV** or **FSQRT** can be grouped with an older operation of different precision, but are stalled until the N<sub>2</sub> Stage of the earlier operation otherwise.

For the preceding two rules, all graphics instructions, FDIVs, FSQRTs, FdTOi, FsTOx, FiTOd, FxTOs, FsTOd, FdTOs, and FsMULd are considered to be double, even though a single-precision register is referenced. For example, the following instructions can be grouped together:

```
FORs   f2, f4, f0   G   E   C   N1  N2  N3  W
FANDs  f2, f2, f2   G   E   C   N1  N2  N3  W
```

### 17.8.2 Floating-Point and Graphics Instruction Latencies

Table 17-1 on page 300 documents the latencies for floating-point and graphics instructions. For table entries containing two numbers, premature dispatching occurs when the destination and source precision are different, but both are treated as double because of a graphics or mixed-precision floating-point instruction. To avoid the pipe flush overhead, software should explicitly force the use instruction to be at least the latency number of groups after the source instruction. Mixed precision bypassing is unlikely to occur with floating-point data. Software scheduling is only needed for initializing the PDIST *rd* register and for graphics instructions single results used as part of a double-precision graphics source operand, or vice versa.

The table uses the following abbreviations:

Abbrev	Meaning
FGA	Graphics A-Class instruction
FGM	Graphics M-Class instruction
FPA	Floating-point A-Class instruction
FPM	Floating-point M-Class instruction

Table 17-1 Latencies for Floating-Point and Graphics Instructions

Result used by →		FPA or FPM	FGA	FGM		
		FADD{s,d} FSUB{s,d} F{s,d}TO{i,x} F{i,x}TO{d,s} F{s,d}TO{d,s} FCMP{s,d} FCMPE{s,d} FMUL{s,d} FsMULd FDIV{s,d} FSQRT{s,d}	FMOVr{s,d} FMOVcc{s,d} FMOV{s,d} FABS{s,d} FNEG{s,d} FPADD{16,32}{s} FPSUB{16,32}{s} FALIGNDATA FPMERGE FEXPAND	FPACK{16,32,FIX} FMUL8x16{AL,AU} FMUL{d}8ULx16 FMUL{d}8SUx16 PDIST{rs1, rs2} FCMPLE{16,32} FCMPNE{16,32} FCMPGT{16,32} FCMPEQ{16,32}	PDIST {rd}	
Result generated by: ↓						
	FPA or FPM	FADD{s,d} FSUB{s,d} F{s,d}TO{i,x} F{i,x}TO{d,s} F{s,d}TO{d,s} FMUL{s,d} FsMULd	3[4] <sup>a</sup>	4	4	[2] <sup>a</sup>
		FDIVs, FSQRTs	12[13] <sup>a</sup>	13	13	13
	FDIVd, FSQRTd	22[23] <sup>a</sup>	23	23	23	
FGA	FMOV{s,d} FABS{s,d} FNEG{s,d}	1	1	1	[2] <sup>a</sup>	
	FMOVr{s,d} FMOVcc{s,d}	2	2	2	[2] <sup>a</sup>	
	FPADD{16,32}{s} FPSUB{16,32}{s} FALIGNDATA FPMERGE FEXPAND	2	1	1[2] <sup>a</sup>	[2] <sup>a</sup>	
FGM	FPACK{16,32,FIX}	4	3	1[4] <sup>a</sup>	[2] <sup>a</sup>	
	FMUL8x16{AL,AU} FMUL{d}8ULx16 FMUL{d}8SUx16 PDIST	4	3	3[4] <sup>a</sup>	1	

a. Latency numbers enclosed in square brackets ( [ ] ) indicate cases where the hardware may prematurely dispatch a dependent instruction from the G Stage, cancel it in the W Stage, and then refetch it. This effectively inserts nine bubbles into the pipe.

# *Appendixes*

---



A. Debug and Diagnostics Support .....	303
B. Performance Instrumentation .....	319
C. Power Management.....	327
D. IEEE 1149.1 Scan Interface .....	329
E. Pin and Signal Descriptions .....	337
F. ASI Names .....	345



## A.1 Overview

All debug and diagnostics accesses are double-word aligned, 64-bit accesses. Non-aligned accesses cause a *mem\_address\_not\_aligned* trap. Accesses must use LDXA/STXA/LDFA/STDA instructions, except for the instruction cache ASIs which must use LDDA/STDA/STDA instructions. Using another type of load or store will cause a *data\_access\_exception* trap (with SFSR.FT=8, Illegal ASI size). Attempts to access these registers while in non-privileged mode cause a *data\_access\_exception* trap (with SFSR.FT=1, privilege violation). User accesses can be done through system calls to these facilities. See Section 6.9.4, “I-/D-MMU Synchronous Fault Status Registers (SFSR),” on page 58 for SFSR details.

---

**Caution:** A STXA to any internal debug or diagnostic register requires a MEMBAR #Sync before another load instruction is executed and on or before the delay slot of a delayed control transfer instruction of any type. This is not just to guarantee that the result of the STXA is seen; the STXA may corrupt the load data if there is not an intervening MEMBAR #Sync.

---

## A.2 Diagnostics Control and Accesses

The UltraSPARC diagnostics control and data registers are accessed through RDASR/WRASR or load/store alternate instructions.

## A.3 Dispatch Control Register

ASR 18<sub>16</sub>

Name: DISPATCH\_CONTROL\_REG

This control register is accessed through ASR 18<sub>16</sub>. Nonprivileged accesses to this register cause a *privileged\_opcode* trap. See also Table 10-1, “Machine State After Reset and in RED\_state,” on page 172 for the state of this register after reset.




Figure A-1 Dispatch Control Register (ASR 18<sub>16</sub>)

**MS** IEU.multi\_scalar—Multi-Scalar Dispatch Control. If cleared, instruction dispatch is forced to a single instruction per group.

## A.4 Floating-Point Control

Two state bits (PSTATE.PEF and FPRS.FEF) in the SPARC-V9 architecture provide the means to disable direct floating-point execution. If either field is cleared, an *fp\_disabled* trap is taken when a floating-point instruction is encountered.

---

**Note:** Graphics instructions that use the floating-point register file and instructions that read or update the Graphic Status Register (GSR) are treated as floating-point instructions. They cause an *fp\_disabled* trap if either PSTATE.PEF or FPRS.FEF is cleared. See Section 13.5, “Graphics Instructions,” on page 198 for more information.

---

## A.5 Watchpoint Support

UltraSPARC implements “break before” *watchpoint* traps; instruction execution is stopped immediately before the watchpoint memory location is accessed. Table A-1 on page 305 lists ASIs that are affected by the two watchpoint traps. For 128-bit atomic load and 64-byte block load and store, a *watchpoint* trap is generated only if the watchpoint overlaps the lowest addressed 8 bytes of the access.

---

**Note:** In order to avoid trapping infinitely, software should emulate the instruction at the watched address and execute a DONE instruction or turn off the watchpoint before exiting a *watchpoint* trap handler.

---

Table A-1 ASIs Affected by Watchpoint Traps

ASI Type	ASI Range	D-MMU	Watchpoint if Matching VA	Watchpoint if Matching PA
Translating ASIs	04 <sub>16</sub> ..11 <sub>16</sub> ,	On	Y	Y
	18 <sub>16</sub> ..19 <sub>16</sub> ,			
	24 <sub>16</sub> ..2C <sub>16</sub> ,			
	70 <sub>16</sub> ..71 <sub>16</sub> ,			
	78 <sub>16</sub> ..79 <sub>16</sub> ,			
80 <sub>16</sub> ..FF <sub>16</sub>	Off	N	Y	
Bypass ASIs	14 <sub>16</sub> ..15 <sub>16</sub> , 1C <sub>16</sub> ..1D <sub>16</sub>	—	N	Y
Nontranslating ASIs	45 <sub>16</sub> ..6F <sub>16</sub> , 76 <sub>16</sub> ..77 <sub>16</sub> , 7E <sub>16</sub> ..7F <sub>16</sub>	—	N	N

### A.5.1 Instruction Breakpoint


There is no hardware support for instruction breakpoint in UltraSPARC. The TA (Trap Always) instruction can be used to set program breakpoints.

### A.5.2 Data Watchpoint

Two 64-bit data watchpoint registers provide the means to monitor data accesses during program execution. When virtual/physical data watchpoint is enabled, the virtual/physical addresses of all data references are compared against the content of the corresponding watchpoint register. If a match occurs, a VA\_/PA\_watchpoint trap is signalled before the data reference instruction is completed. The virtual address watchpoint trap has higher priority than the physical address watchpoint trap.

Separate 8-bit byte masks allow watchpoints to be set for a range of addresses. Zero bits in the byte mask causes the comparison to ignore the corresponding byte(s) in the address. These watchpoint byte masks and the watchpoint enable bits reside in the LSU\_Control\_Register. See Section A.6, “LSU\_Control\_Register,” on page 306 for a complete description.

### A.5.3 Virtual Address (VA) Data Watchpoint Register

Figure A-2 VA Data Watchpoint Register Format (ASI 58<sub>16</sub>, VA=38<sub>16</sub>)



**DC:** LSU.D-Cache\_enable. If cleared, misses are forced on D-Cache accesses with no cache fill. A FLUSH, DONE, or RETRY instruction is needed after software changes this bit to ensure the new information is used.

## A.6.2 MMU Control

**IM:** LSU.enable\_I-MMU. If cleared, the I-MMU is disabled (pass-through mode).

**DM:** LSU.enable\_D-MMU. If cleared, the D-MMU is disabled (pass-through mode).

---

**Note:** When the MMU/TLB is disabled, a VA is passed through to a PA. Accesses are assumed to be non-cacheable with side-effects.

---

## A.6.3 Parity Control

**FM<15:0>** LSU.parity\_mask. If set, UltraSPARC writes will generate incorrect parity on the E-Cache data bus for bytes corresponding to this mask. The parity\_mask corresponds to the 16 bytes of the E-Cache data bus.

---

**Note:** The parity mask is endian-neutral.

---

Table A-2 LSU Control Register: Parity Mask Examples

Parity Mask	Addr of Bytes Affected			
	FEDC	BA98	7654	3210
0000 <sub>16</sub>	0000	0000	0000	0000
0001 <sub>16</sub>	0000	0000	0000	0001
2222 <sub>16</sub>	0010	0010	0010	0010
FFFF <sub>16</sub>	1111	1111	1111	1111

## A.6.4 Watchpoint Control

Watchpoint control is further discussed in Section A.5, “Watchpoint Support,” on page 304.

### A.6.4.1 Virtual Address Data Watchpoint Enable

**VR, VW:** LSU.virtual\_address\_data\_watchpoint\_enable. If VR/VW is set, a data read/write that matches the (range of) addresses in the virtual watchpoint register cause a watchpoint trap. Both VR and VW may be set to place a watchpoint for either a read or write access.

### A.6.4.2 Virtual Address Data Watchpoint Byte Mask

**VM<7:0>** LSU.virtual\_address\_data\_watchpoint\_mask. The virtual\_address\_data\_watch\_point\_register contains the virtual address of a 64-bit word to be watched. The 8-bit virtual\_address\_data\_watch\_point\_mask controls which byte(s) within the 64-bit word should be watched. If all 8 bits are cleared, the virtual watchpoint is disabled. If watchpoint is enabled and a data reference overlaps any of the watched bytes in the watchpoint mask, a virtual watchpoint trap is generated.

Table A-3 LSU Control Register: VA/PA Data Watchpoint Byte Mask Examples

Watchpoint Mask	Addr of Bytes Watched
	7654 3210
00 <sub>16</sub>	Watchpoint disabled
01 <sub>16</sub>	0000 0001
32 <sub>16</sub>	0011 0010
FF <sub>16</sub>	1111 1111

### A.6.4.3 Physical Address Data Watchpoint Enable

**PR, PW:** LSU.physical\_address\_data\_watchpoint\_enable. If PR/PW is set, a data read/write that matches the (range of) addresses in the physical watchpoint register causes a watchpoint trap. Both PR and PW may be set to place a watchpoint on either a read or write access.

### A.6.4.4 Physical Address Data Watchpoint Byte Mask

**PM<7:0>**: LSU.physical\_address\_data\_watchpoint\_mask. The physical\_address\_data\_watch\_point\_register contains the physical address of a 64-bit word to be watched. The 8-bit physical\_address\_data\_watch\_point\_mask controls which byte(s) within the 64-bit word should be watched. If all 8 bits are cleared, the physical

watchpoint is disabled. If the watchpoint is enabled and a data reference overlaps any of the watched bytes in the watchpoint mask, a physical watchpoint trap is generated.

## A.7 I-Cache Diagnostic Accesses

The instruction cache (I-Cache) utilizes the Dynamic Set Prediction<sup>1</sup> technique to realize a set-associative cache with a direct-mapped physical RAM design. The direct-mapped RAM core is logically divided into two sets. Rather than using the tag to determine which set contains the requested instructions, a set prediction from the last access to the I-Cache is used to access the instructions for the current fetch.



Figure A-5 Simplified I-Cache Organization (Only 1 Set Shown)

Each set of the I-Cache is divided into four fields per entry:

- The instruction field contains eight 32-bit instructions.
- The tag field contains a 28-bit physical tag and a valid bit.
- The pre-decode field contains eight 4-bit information packets about the instructions stored.
- The next field contains the LRU bit, next address, branch and set predictions. There is one physical LRU bit per I-Cache line (i.e. sixteen instructions) but it is logically replicated for each set. There are four 2-bit dynamic branch prediction (BRPD) fields, one for each two adjacent instructions. Two sets of set prediction and next address fields, one for each four instructions.

1. For a description of the Dynamic Set Prediction technique, see the "Rapid Instruction (Pre)fetching and Dispatching Using Prior (Pre)fetching Predictive Annotations" memo.

---

**Note:** To simplify the implementation, read access to the instruction cache fields (ASIs 60<sub>16</sub> .. 6F<sub>16</sub>) must use the LDDA instruction instead of LDXA or LDDFA. Using another type of load causes a *data\_access\_exception* trap (with SFSR.FT=8, Illegal ASI size). LDDA will update two registers. The useful data is in the odd register, the contents of the even register are undefined.

---

### A.7.1 I-Cache Instruction Fields

ASI 66<sub>16</sub>, VA<63:14>=0, VA<13>=IC\_set, VA<12:3>=IC\_addr, VA<2:0>=0

Name: ASI\_ICACHE\_INSTR




Figure A-6 I-Cache Instruction Access Address Format (ASI 66<sub>16</sub>)

**IC\_set:** This 1-bit field selects a set (2-way associative).

**IC\_addr:** This 10-bit index <12:3> selects an aligned pair of 32-bit instructions.




Figure A-7 I-Cache Instruction Access Data Format (ASI 66<sub>16</sub>)

**IC\_instr:** Two 32-bit instruction fields

### A.7.2 I-Cache Tag/Valid Fields

ASI 67<sub>16</sub>, VA<63:14>=0, VA<13>=IC\_set, VA<12:5>=IC\_addr, VA<4:0>=0

Name: ASI\_ICACHE\_TAG




Figure A-8 I-Cache Tag/Valid Access Address Format (ASI 67<sub>16</sub>)

**IC\_set:** This 1-bit field selects a set (2-way associative).

**IC\_addr:** This 8-bit index (VA<12:5>) selects a cache tag.




Figure A-9 I-Cache Tag/Valid Field Data Format (ASI 67<sub>16</sub>)

**Undefined:** The value of these bits are undefined on reads and must be masked off by software.

**IC\_valid:** The 1-bit valid field

**IC\_tag:** The 28-bit physical tag field (PA<40:13> of the associated instructions)

### A.7.3 I-Cache Predecode Field

ASI 6E<sub>16</sub>, VA<63:14>=0, VA<13>=IC\_set, VA<12:5>=IC\_addr, VA<4:3>=IC\_line, VA<2:0>=0

Name: ASI\_ICACHE\_PRE\_DECODE




Figure A-10 I-Cache Predecode Field Access Address Format (ASI 6E<sub>16</sub>)

**IC\_set:** This 1-bit field selects a set (2-ways).

**IC\_addr:** This 8-bit index (i.e. addr <12:5>) selects an IC\_Line.

**IC\_line:** For LDDA accesses, this 2-bit field selects a pair of pre-decode fields in a 64-bit-aligned instruction pair. For STXA accesses, the least significant bit is ignored. The most significant bit selects four pre-decode fields in a 128-bit-aligned instruction quad.




Figure A-11 I-Cache Predecode Field LDDA Access Data Format (ASI 6E<sub>16</sub>)




Figure A-12 I-Cache Predecode Field STXA Access Data Format (ASI 6E<sub>16</sub>)

**Undefined:** The value of these bits are undefined on reads and must be masked off by software.

**IC\_pdec:** The two 4-bit pre-decode fields. The encodings are:

- Bits<3:2> = 00                      CALL, BPA, FBA, FBPA or BA
- Bits<3:2> = 01                      Not a CALL, JMPL, BPA, FBA, FBPA or BA
- Bits<3:2> = 10                      Normal JMPL (do not use return stack)
- Bits<3:2> = 11                      Return JMPL (use return stack)
- Bit<1>                                  If clear, indicates a PC-relative CTI.
- Bit<0>                                  If set, indicates a STORE.

---

**Note:** The predecode bits are not updated when instructions are loaded into the cache with ASI\_ICACHE\_INSTR. They are only accurate for instructions loaded by instruction cache miss processing.

---

### A.7.4 I-Cache LRU/BRPD/SP/NFA Fields

ASI 6F<sub>16</sub>, VA<63:14>=0, VA<13>=IC\_set, VA<12:3>=IC\_addr, VA<2:0>=0

Name: ASI\_ICACHE\_PRE\_NEXT\_FIELD




Figure A-13 I-Cache LRU/BRPD/SP/NFA Field Access Address Format (ASI 6F<sub>16</sub>)

---

**Note:** Stores to ASI\_ICACHE\_PRE\_NEXT\_FIELD are undefined unless the instruction cache is disabled via the IC bit of the LSU control register (see “LSU\_Control\_Register” on page 306).

---

**IC\_set:** This 1-bit field selects a set (2-way associative).

**IC\_addr:** this 8-bit index (addr <12:5>) selects an IC\_Line.

**IC\_line:** This 1-bit field selects two BRPD and one NFA fields for four 128-bit aligned instructions.




Figure A-14 I-Cache LRU/BRPD/SP/NFA Field LDDA Access Data Format (ASI 6F<sub>16</sub>)

**Undefined, und:** The value of these bits are undefined on reads and must be masked off by software.

**IC\_lru:** Selects the least recently accessed set of the line corresponding to IC\_addr. There is only one physical lru bit per IC\_addr value (i.e. cache line). The IC\_lru field can be read for each value of IC\_set and IC\_line, but can only be written when IC\_set is zero.

---

**Note:** The LRU bit is not updated when instructions are accessed with ASI\_ICACHE\_INSTR.

---

**IC\_brpd<1:0>:** Two 2-bit dynamic branch prediction fields. The encodings are:

- IC\_brpd<1>                      If set, strong prediction
- IC\_brpd<0>                      If set, taken prediction

During I-Cache miss processing, IC\_brpd is initialized to likely-taken if either of the corresponding instructions is a branch with static prediction bit set; otherwise, IC\_brpd is set to likely-not-taken. The prediction bits are subsequently updated according to the dynamic branch history of the corresponding instructions, as shown in Figure A-15. (**Note:** This figure is identical to Figure 16-6.)




Figure A-15 Dynamic Branch Prediction State Diagram

**IC\_sp** 1-bit Set-Prediction (SP) field. Predicts the next set to prefetch after prefetching from the correspond.

**IC\_nfa** 11-bit Next-Field-Address field (NFA<10:0> = VA<13:3>). Selects the next line and instruction offset within the line to fetch from.

---

**Note:** The branch prediction, set prediction and next field address fields are not updated when instructions are loaded into the cache with ASI\_ICACHE\_INSTR.

---

When a cache line is brought into the I-Cache, the corresponding IC\_sp fields are initialized to the same set as the currently missed line. The corresponding IC\_nfa fields are initialized to the next sequential sub-block.

## A.8 D-Cache Diagnostic Accesses

Two D-Cache ASI accesses are supported: data (ASI 46<sub>16</sub>) and tag/valid (ASI 47<sub>16</sub>).

### A.8.1 D-Cache Data Field

ASI 46<sub>16</sub>, VA<63:14>=0, VA<13:3>=DC\_addr, VA<2:0>=0

Name: ASI\_DCACHE\_DATA




Figure A-16 D-Cache Data Access Address Format (ASI 46<sub>16</sub>)

**DC\_addr:** This 11-bit index <13:3> selects a 64-bit data field (16Kb).




Figure A-17 D-Cache Data Access Data Format (ASI 46<sub>16</sub>)

**DC\_data:** 64-bit data.

### A.8.2 D-Cache Tag/Valid Fields

ASI 47<sub>16</sub>, VA<63:14>=0, VA<13:5>=DC\_addr, VA<4:0>=0

Name: ASI\_DCACHE\_TAG




Figure A-18 D-Cache Tag/Valid Access Address Format (ASI 47<sub>16</sub>)

**DC\_addr:** This 9-bit index <13:5> selects a tag/valid field (512 tags).




Figure A-19 D-Cache Tag/Valid Access Data Format (ASI 47<sub>16</sub>)

**DC\_tag:** The 28-bit physical tag (PA<40:13> of the associated data).

**DC\_valid:** The 2-bit valid field, one for each sub-block (32b block, 16b sub-block). Bit<1> corresponds to the highest addressed 16 bytes, bit<0> to the lowest addressed 16 bytes.

## A.9 E-Cache Diagnostics Accesses

Separate ASIs are provided for reading (7E<sub>16</sub>) and writing (76<sub>16</sub>) the E-cache tags and data.

---

**Note:** During E-Cache diagnostics accesses, the VA is passed through to PA without page mapping. To prevent interference from instruction prefetching modifying the E-Cache state, LDXA/STXA instructions which use these ASIs should be on non physical cacheable pages.

---

### A.9.1 E-Cache Data Fields

ASI 76<sub>16</sub> (WRITING) or 7E<sub>16</sub> (READING), VA<63:41>=0, VA<40:39>=1,

VA<38:19>=0, VA<18:3>=EC\_addr, VA<2:0>=0 (0.5 Mb)

VA<38:20>=0, VA<19:3>=EC\_addr, VA<2:0>=0 (1 Mb)

VA<38:21>=0, VA<20:3>=EC\_addr, VA<2:0>=0 (2 Mb)

VA<38:22>=0, VA<21:3>=EC\_addr, VA<2:0>=0 (4 Mb)

VA<38:23>=0, VA<22:3>=EC\_addr, VA<2:0>=0 (8 Mb UltraSPARC-II)

VA<38:24>=0, VA<23:3>=EC\_addr, VA<2:0>=0 (16 Mb UltraSPARC-II)

Name: ASI\_ECACHE\_W (76<sub>16</sub>), ASI\_ECACHE\_R (7E<sub>16</sub>)



Figure A-20 E-Cache Data Access Address Format

**EC\_addr:** A 16-bit index <18:3> selects a 64-bit data field from a 0.5 Mb E-Cache. A 17-bit index <19:3> selects a 64-bit data field from a 1 Mb E-Cache. An 18-bit index <20:3> selects a 64-bit data field from a 2 Mb E-Cache. A 19-bit index <21:3> selects a 64-bit data field from a 4 Mb E-Cache. A 20-bit index <22:3> selects a 64-bit data field from a 8 Mb E-Cache (UltraSPARC-II only). A 21-bit index <23:3> selects a 64-bit data field from a 16 Mb E-Cache (UltraSPARC-II only).




Figure A-21 E-Cache Data Access Data Format

**EC\_data:** 64-bit data (for ASI read or write)

### A.9.2 E-Cache Tag/State/Parity Field Diagnostics Accesses

ASI 76<sub>16</sub> (WRITING) or 7E<sub>16</sub> (READING), VA<63:41>=0, VA<40:39>=2,

VA<38:19>=0, VA<18:6>=EC\_addr, VA<5:0>=0 (0.5 Mb)

VA<38:20>=0, VA<19:6>=EC\_addr, VA<5:0>=0 (1 Mb)

VA<38:21>=0, VA<20:6>=EC\_addr, VA<5:0>=0 (2 Mb)

VA<38:22>=0, VA<21:6>=EC\_addr, VA<5:0>=0 (4 Mb)

VA<38:23>=0, VA<22:6>=EC\_addr, VA<5:0>=0 (8 Mb UltraSPARC-II)

VA<38:24>=0, VA<23:6>=EC\_addr, VA<5:0>=0 (16 Mb UltraSPARC-II)

Name: ASI\_ECACHE\_W (76<sub>16</sub>), ASI\_ECACHE\_R (7E<sub>16</sub>)




Figure A-22 E-Cache Tag Access Address Format

If read, the contents of the E-Cache tag/state/parity fields in the selected E-Cache line are stored in the E-Cache\_tag\_data\_register. This register can be read by an LDA with ASI\_ECACHE\_TAG\_DATA; its contents are written to the destination register. See Section A.9.3, “E-Cache Tag/State/Parity Data Accesses,” on page 317 for register formats.

If written, the content of the E-Cache\_tag\_data\_register is written to the selected E-Cache tag/state/parity fields. The contents of the **E-Cache\_tag\_data\_register** are previously updated with STA at ASI\_ECACHE\_TAG\_DATA.

---

**Note:** Software must ensure that the two-step operations are done atomically; e.g., LDXA ASI\_ECACHE (TAG) and LDXA ASI\_ECACHE\_TAG\_DATA, STXA ASI\_ECACHE\_TAG\_DATA and STXA ASI\_ECACHE (TAG).

---



---

**Note:** The destination register of an LDXA ASI\_ECACHE (TAG) is undefined. It is recommended to use %g0 as the destination for this ASI access. The contents of the source register in STXA ASI\_ECACHE (TAG) are ignored, but the contents of the E-Cache\_tag\_data\_register are written to the selected E-Cache line.

---

### A.9.3 E-Cache Tag/State/Parity Data Accesses

ASI 4E<sub>16</sub>, VA<63:0>=0

Name: ASI\_ECACHE\_TAG\_DATA




Figure A-23 E-Cache Tag/State Access Data Format

**EC\_tag:** 22-bit physical tag field

- EC\_tag<21:0>=PA<40:19> of associated data

**EC\_state:** The 3-bit E-Cache state field. Encodings are:

- EC\_state<2:0> = xx0      Invalid
- EC\_state<2:0> = 001      Shared
- EC\_state<2:0> = 011      Exclusive
- EC\_state<2:0> = 101      Owner
- EC\_state<2:0> = 111      Modified

**EC\_parity:** 4-bit E-Cache tag (odd) parity field.

- EC\_parity<3>      Parity of EC\_state<2:0>
- EC\_parity<2>      Parity of EC\_tag<21:16>
- EC\_parity<1>      Parity of EC\_tag<15:8>
- EC\_parity<0>      Parity of EC\_tag<7:0>



## B.1 Overview

Up to two performance events can be measured simultaneously in UltraSPARC. The Performance Control Register (PCR) controls event selection and filtering (that is, counting user and/or system level events) for a pair of 32-bit Performance Instrumentation Counters (PICs).

## B.2 Performance Control and Counters

The 64-bit PCR and PIC are accessed through read/write Ancillary State Register instructions (RDASR/WRASR). PCR and PIC are located at ASRs 16 ( $10_{16}$ ) and 17 ( $11_{16}$ ) respectively. Access to the PCR is privileged. Non-privileged accesses will cause a *privileged\_opcode* trap. Non-privileged access to PICs may be restricted by setting the PCR.PRIV field while in privileged mode. When PCR.PRIV=1, an attempt by non-privileged software to access the PICs causes a *privileged\_action* trap. Event measurements in non-privileged and/or privileged modes can be controlled by setting the PCR.UT and PCR.ST fields.

Two 32-bit PICs each accumulates over 4 billion events before wrapping around *silently*. Extended event logging may be accomplished by periodically reading the contents of the PICs before each overflows. Additional statistics can be collected using the two PICs over multiple passes of program execution.

Two events can be measured simultaneously by setting the PCR.select fields along with the PCR.UT and PCR.ST fields. The selected statistics are reflected during subsequent accesses to the PICs. The difference between the values read from the PIC on two reads reflects the number of events that occurred between them for the selected PICs. Software may only rely on read-to-read counts of the



### B.3 PCR/PIC Accesses

An example of the operational flow in using the performance instrumentation is shown in Figure B-3.




Figure B-3 PCR/PIC Operational Flow

### B.4 Performance Instrumentation Counter Events

#### B.4.1 Instruction Execution Rates

**Cycle\_cnt [PIC0,PIC1]**

Accumulated cycles. This is similar to the SPARC-V9 TICK register, except that cycle counting is controlled by the PCR.UT and PCR.ST fields.

**Instr\_cnt [PIC0,PIC1]**

The number of instructions completed. Annulled, mispredicted or trapped instructions are not counted.

Using the two counters to measure instruction completion and cycles allows calculation of the average number of instructions completed per cycle.

### B.4.2 Grouping (G) Stage Stall Counts

These are the major cause of pipeline stalls (bubbles) from the G Stage of the pipeline. Stalls are counted for each clock that the associated condition is true.

#### **Dispatch0\_IC\_miss [PIC0]**

I-buffer is empty from I-Cache miss. This includes E-Cache miss processing if an E-Cache miss also occurs.

#### **Dispatch0\_mispred [PIC1]**

I-buffer is empty from Branch misprediction. Branch misprediction kills instructions after the dispatch point, so the total number of pipeline bubbles is approximately twice as big as measured from this count.

#### **Dispatch0\_storeBuf [PIC0]**

Store buffer can not hold additional stores, and a store instruction is the first instruction in the group.

#### **Dispatch0\_FP\_use [PIC1]**

First instruction in the group depends on an earlier floating point result that is not yet available, but only while the earlier instruction is not stalled for a Load\_use (see B.4.3 ). Thus, Dispatch0\_FP\_use and Load\_use are mutually exclusive counts.

Some less common stalls (see Chapter 17, "Grouping Rules and Stalls") are not counted by any performance counter, including:

- One cycle stalls for an FGA/FGM instruction entering the G stage following an FDIV or FSQRT.

### B.4.3 Load Use Stall Counts

Stalls are counted for each clock that the associated condition is true.

#### **Load\_use [PIC0]**

An instruction in the execute stage depends on an earlier load result that is not yet available. This stalls all instructions in the execute and grouping stages.

Load\_use also counts cycles when no instructions are dispatched due to a one cycle load-load dependency on the first instruction presented to the grouping logic.

There are also overcounts due to, for example, mispredicted CTIs and dispatched instructions that are invalidated by traps.

**Load\_use\_RAW [PIC1]**

There is a load use in the execute stage and there is a read-after-write hazard on the oldest outstanding load. This indicates that load data is being delayed by completion of an earlier store.

Some less common stalls (see Chapter 17, “Grouping Rules and Stalls”) are not counted by any performance counter, including:

- Stalls associated with WRPR/RDPR and internal ASI loads.
- MEMBAR stalls.
- One cycle stalls due to bad prediction around a change to the Current Window Pointer (CWP).

### *B.4.4 Cache Access Statistics*

I-, D-, and E-Cache access statistics can be collected. Counts are updated by each cache access, regardless of whether the access will be used.

**IC\_ref [PIC0]**

I-Cache references. I-Cache references are fetches of up to four instructions from an aligned block of eight instructions. I-Cache references are generally prefetches and do not correspond exactly to the instructions executed.

**IC\_hit [PIC1]**

I-Cache hits.

**DC\_rd [PIC0]**

D-Cache read references (including accesses that subsequently trap). NonD-Cacheable accesses are not counted. Atomic, block load, “internal,” and “external” bad ASIs, quad precision LDD, and MEMBARs also fall into this class.

Atomic instructions, block loads, “internal” and “external” bad ASIs, quad LDD, and MEMBARs also fall into this class.

**DC\_rd\_hit [PIC1]**

D-Cache read hits are counted in one of two places:

1. When they access the D-Cache tags and do not enter the load buffer (because it is already empty)
2. When they exit the load buffer (due to a D-Cache miss or a non-empty load buffer).

Loads that hit the D-Cache may be placed in the load buffer for a number of reasons; for example, the load buffer was not empty. Such loads may be turned into misses if a snoop occurs during their stay in the load buffer (due to an external request or to an E-Cache miss). In this case they do not count as D-Cache read hits. See Section 16.3, "Data Stream Issues," on page 272.

**DC\_wr [PIC0]**

D-Cache write references (including accesses that subsequently trap). NonD-Cacheable accesses are not counted.

**DC\_wr\_hit [PIC1]**

D-Cache write hits.

**EC\_ref [PIC0]**

Total E-Cache references. Non-cacheable accesses are not counted.

**EC\_hit [PIC1]**

Total E-Cache hits.

**EC\_write\_hit\_RDO [PIC0]**

E-Cache hits that do a read for ownership UPA transaction.

**EC\_wb [PIC1]**

E-Cache misses that do writebacks.

**EC\_snoop\_inv [PIC0]**

E-Cache invalidates from the following UPA transactions: S\_INV\_REQ, S\_CPI\_REQS\_INV\_REQ, S\_CPI\_REQS\_INV\_REQ, S\_CPI\_REQ.

**EC\_snoop\_cb [PIC1]**

E-Cache snoop copy-backs from the following UPA transactions: S\_CPB\_REQ, S\_CPI\_REQ, S\_CPD\_REQ, S\_CPB\_MSI\_REQ.

**EC\_rd\_hit [PIC0]**

E-Cache read hits from D-Cache misses.

**EC\_ic\_hit [PIC1]**

E-Cache read hits from I-Cache misses.

The E-Cache write hit count is determined by subtracting the read hit and the instruction hit count from the total E-Cache hit count. The E-Cache write reference count is determined by subtracting the D-Cache read miss (D-Cache read references minus D-Cache read hits) and I-Cache misses (I-Cache references minus I-Cache hits) from the total E-Cache references. Because of store buffer compression, this is not the same as D-Cache write misses.

---

**Note:** A block memory access is counted as a single reference. Atomics count the read and write individually.

---

### B.4.5 PCR.S0 and PCR.S1 Encoding

Table B-1 PIC.S0 Selection Bit Field Encoding

S0 Value	PIC0 Selection
0000	Cycle_cnt
0001	Instr_cnt
0010	Dispatch0_IC_miss
0011	Dispatch0_storeBuf
1000	IC_ref
1001	DC_rd
1010	DC_wr
1011	Load_use
1100	EC_ref
1101	EC_write_hit_RDO
1110	EC_snoop_inv
1111	EC_rd_hit

Table B-2 PIC.S1 Selection Bit Field Encoding

S1 Value	PIC1 Selection
0000	Cycle_cnt
0001	Instr_cnt
0010	Dispatch0_mispred
0011	Dispatch0_FP_use
1000	IC_hit
1001	DC_rd_hit
1010	DC_wr_hit
1011	Load_use_RAW
1100	EC_hit
1101	EC_wb
1110	EC_snoop_cb
1111	EC_ic_hit



## C.1 Overview

Power-down mode is intended to support Energy Star compliance for UltraSPARC based systems. Energy Star specifies a system power dissipation of 30 watts in the standby mode. To support this, the goal is one-half watt for the UltraSPARC CPU and one-half watt for the remainder of the module when in the power-down mode.

## C.2 Power-Down Mode

UltraSPARC does not respond to coherency transactions, interrupt vectors or slave reads when in power-down mode. Before entering power-down mode the E-Cache must be flushed to memory by software. This flush should be done by displacement flush if other masters are doing coherent accesses while the flush is being performed. Cache flushing is described in Section 5.2, “Cache Flushing,” on page 27.

The system must ensure that no interrupt vectors or slave reads are sent to the processor once the shutdown sequence begins, because they may not be serviced.

Power-down mode is entered when software executes the privileged SHUTDOWN instruction. For a detailed description of the SHUTDOWN instruction, see Section 13.2, “SHUTDOWN,” on page 195. The external clock is left running while the shutdown is being processed.

### *C.3 Power-Up*

Restart from power-down mode uses the power-on reset (POR) pin. The system must activate the reset pin with a stable external clock for the same time as a normal power-on reset. This reset will shut off the external power-down (EPD) signal (asynchronously if the module clock generator has been disabled), and enable the clock generator and PLL, like a normal power-up sequence. Using the reset pin instead of a synchronous wake-up signal eliminates the problems of warm switching the PLL loops and sampling the wake-up signal without a clock.

When the reset pin is deasserted, UltraSPARC begins RED\_state reset processing just as in a normal power-on reset. The system must provide state information that indicates to software whether this is a warm start from power-down mode, or a cold start from a power-on reset.

After reset, software should re-enable transmission of interrupt vectors, and reset the caches (I-Cache, D-Cache, E-Cache, I-MMU, and D-MMU) as in a normal Power-on Reset (POR).

## *D.1 Introduction*

UltraSPARC provides an IEEE Std 1149.1-1990 compliant test access port (TAP) and boundary scan architecture. The primary use of 1149.1 scan interface is for board-level interconnect testing and diagnosis.

The IEEE 1149.1 test access port and boundary scan architecture consists of three major parts:

- A test access port controller
- An instruction register
- Numerous public and private test data registers

For information about how to obtain a copy of IEEE Std 1149.1-1990, see the Bibliography.

## *D.2 Interface*

The IEEE Std 1149.1-1990 serial scan interface is composed of a set of pins and a TAP controller state machine that responds to the pins. The five wire IEEE 1149.1 interface is used in UltraSPARC. Table D-1 describes the five pins.

Table D-1 IEEE 1149.1 Signals

Signal	I/O	Description
TDO	O	Test data out. This is the scan shift output signal from either the instruction register or one of the test data registers.
TDI	I	Test data input. This forms the scan shift in signal for the instruction and various test data registers.
TMS	I	This signal is used to sequence the TAP state machine through the appropriate sequences. Holding this signal high for at least five clock cycles will force the TAP to the TEST-LOGIC-RESET state.
TCK	I	Test clock. The inputs TDI and TMS are sampled on the rising edge of TCK and the TDO output becomes valid after the falling edge of TCK.
TRST_L	I	The IEEE 1149.1 logic is asynchronously reset when TRST_L goes low.

### D.3 Test Access Port (TAP) Controller

The TAP controller is an synchronous finite state machine with 16-states. Transitions between states occur only at the rising edge of TCK in response to the TMS signal, or when TRST\_L is asserted.

Figure D-1 shows the state machine diagram. The values shown adjacent to state transitions represents the value of TMS required at the time of a rising edge of TCK for the transition to occur. Note that the IR states select the instruction register and DR states refer to states that may select a test data register, depending on the active instruction.

#### D.3.1 TEST-LOGIC-RESET

The TAP controller enters the TEST-LOGIC-RESET state when the TRST\_L pin is asserted or when the TMS signal is held high for at least five clock cycles (independent of the original state of the controller). It will remain in this state while TMS is held high. In this state the test logic is disabled, the instruction register is initialized to select the Device ID register.

#### D.3.2 RUN-TEST/IDLE

An intermediate controller state between scan operations. If no instruction is selected, all test data registers retain their current state.

Once the state machine enters the RUN-TEST/IDLE state, it will remain in this state as long as TMS is held low.




Figure D-1 TAP Controller State Diagram

### D.3.3 SELECT-DR-SCAN

A temporary state in which all test data registers retain their previous state.

### ***D.3.4 SELECT-IR-SCAN***

A temporary state in which all test data registers retain their previous state.

### ***D.3.5 CAPTURE IR/DR***

In this state, the selected register (either instruction register or data register) loads data into its parallel input.

For the instruction register, this corresponds to sampling the 8 bits of status information and the loading of the constant '01' pattern into the two least significant bits.

### ***D.3.6 SHIFT IR/DR***

In this state, the IR/DR shift towards their serial output during each rising edge of TCK.

### ***D.3.7 EXIT-1 IR/DR***

A temporary controller state in which the IR/DR retain their previous state.

### ***D.3.8 PAUSE IR/DR***

A temporary controller state in which the IR/DR retain their previous state.

This state is provided so that the shifting of data through the instruction register or the test data register can be temporarily halted (without the need to stop TCK).

### ***D.3.9 EXIT-2 IR/DR***

A temporary controller state in which the IR/DR retain their previous state.

### ***D.3.10 UPDATE IR/DR***

Data is latched onto the parallel output of the IR/DR from the shift-register path during this controller state.

The data held at the previous outputs of the instruction register or test data register does not change other than in this controller state.

## D.4 Instruction Register

The instruction register is used to select the test to be performed and/or the test data register to be accessed.

The instruction register is 8 bits wide and consists of a shift-register (with parallel inputs) and a parallel output stage. The parallel outputs are loaded during the UPDATE-IR state with the instruction shifted into the shift register stage. This ensures that the instruction only changes synchronously at the end of an instruction register shift or on entry to the TEST-LOGIC-RESET state. The behavior of the instruction register in each controller state is shown in Table D-2.

Table D-2 Instruction register behavior

Controller State	Shift Register	Parallel Output
TEST-LOGIC-RESET	Undefined	Set to 00 <sub>16</sub> (select Device ID register for shift)
CAPTURE IR	Load 01 into IR <1:0>	Retain last state
SHIFT IR	Shift towards serial output	Retain last state
UPDATE IR	Retain last state	Load from shift-register stage
All other states	Retain last state	Retain last state

At the start of an instruction register shift (that is, during the CAPTURE-IR state), the least 2 significant bits load a constant '01' pattern. This aids in fault isolation of the board-level serial test data path.

## D.5 Instructions

The UltraSPARC 8 bit instruction register (IR) implements numerous public and private instructions. There are 75 valid instructions out of the 256 possible encodings; all invalid encodings default to the BYPASS instruction as defined in IEEE Std 1149.1-1990. The public instructions implemented are: BYPASS, IDCODE, EX-TEST, SAMPLE and INTEST. Private instructions are used for manufacturing purposes and *should not* be used without first consulting with your SPARC sales representative. The instruction encodings and the test data register selected is presented in Table D-3.

Table D-3 IEEE 1149.1 Instruction Encodings

Instruction	IR encoding	Scan Chain
BYPASS	FF <sub>16</sub>	bypass
IDCODE	FE <sub>16</sub>	id register
EXTEST	00 <sub>16</sub>	boundary
SAMPLE	07 <sub>16</sub>	boundary
INTEST	01 <sub>16</sub>	boundary
PLLMODE	9F <sub>16</sub>	pll mode
CLKCTRL	9D <sub>16</sub>	clock control
RAMWCP	BD <sub>16</sub>	ram control
POWERCUT	8E <sub>16</sub>	N/A
HIGHZ	FD <sub>16</sub>	bypass
INTEST2	8F <sub>16</sub>	boundary
FULLSCAN	40 <sub>16</sub> ..7F <sub>16</sub>	internal

## D.5.1 Public Instructions

### D.5.1.1 BYPASS

Select the BYPASS register as the active test data register.

### D.5.1.2 SAMPLE/PRELOAD

Selects the boundary scan register as the active test data register. This instruction allows for the observing of the I/O pins or shifting in of a value to the boundary scan chain without disturbing the normal processor operation.

### D.5.1.3 EXTEST

Selects the boundary scan register as the active test data register. Used to perform board level interconnect testing. When active the boundary scan chain drive the processor pins. Therefore, UltraSPARC cannot operate in its normal functional mode.

### D.5.1.4 *INTEST*

Selects the boundary scan register as the active test data register. This instruction allows the boundary scan register to be used as a virtual low speed functional tester. The on-chip clock is derived from TCK and is issued in the Run-Test/Idle state of the TAP controller.

### D.5.1.5 *IDCODE*

Select the ID register for shifting.

## D.5.2 *Private Instructions*

All private instructions: PLLMODE, CLKCTRL, RAMWCP, POWERCUT, HIGHZ, INTEST2, and all versions FULLSCAN should not be used without first consulting your SPARC sales representative. Improper use of any of the private instructions could permanently damage UltraSPARC and render the device inoperative.

## D.6 *Public Test Data Registers*

### D.6.1 *Device ID Register*

A 32-bit register that is loaded with the UltraSPARC ID upon entering the CAPTURE-DR TAP state when the ID instruction is active or during the TEST-LOGIC-RESET state. Figure D-2 shows the structure of the Device ID Register.




Figure D-2 Device ID Register

The device ID is loaded into the register on the rising edge of TCK in the Capture-DR state. The value of ID<27:0> is fixed at 002502F<sub>16</sub> and the version number, ID<31:28>, changes as specified in IEEE Std 1149.1-1990.

### D.6.2 *Bypass Register*

Provides a single bit delay between TDI and TDO. During the CAPTURE-DR controller state, the bypass register (if selected by the current instruction) will load a logic zero.

### *D.6.3 Boundary Scan Register*

Allows for the testing of circuitry external to the device; for example, the interconnect (EXTEST), setting defined values at the device periphery (EXTEST), the sampling and examination of the values at the pins without disturbing the system (SAMPLE/PRELOAD), and the functional testing of the device itself (INTEST).

The boundary scan register for UltraSPARC is 766 bits long. The mapping between register bits and the pin signals is described in a Boundary Scan Description Language (BSDL) file available from your SPARC sales representative.

---

**Note:** It is recommended that transitions from the Capture-DR TAP controller state to the Shift-DR controller state take the route through the Exit1-DR, Pause-DR, and Exit2-DR. It is not recommended to go directly from Capture-DR to Shift-DR when the boundary scan register is selected.

---

### *D.6.4 Private Data Registers*

Private data registers should not be accessed without first consulting your SPARC sales representative.

## E.1 Introduction

This Appendix describes the UltraSPARC pins and signals in a general way. Consult the relevant data sheets for detailed information about the electrical and mechanical characteristics of the processor, including pin and pad assignments. The “Bibliography” on page 363 describes the available data sheets and how to obtain them.

## E.2 Pin Descriptions

### E.2.1 UltraSPARC Data Buffer (UDB) Interface Pins

Table E-1 UltraSPARC Data Buffer (UDB) Interface Pins

Symbol	Type	Name and Function
UDB_UEH	I	Asserted when the High UDB is driving EDATA<127:64>, and it has detected an uncorrectable ECC error in that data. Synchronous to system clock.
UDB_UEL	I	Asserted when the Low UDB is driving EDATA<63:0>, and it has detected an uncorrectable ECC error in that data. Synchronous to system clock.
UDB_CEH	I	Asserted when the High UDB is driving EDATA<127:64>, and it has detected and corrected a single-bit error in that data. Synchronous to system clock.
UDB_CEL	I	Asserted when the Low UDB is driving EDATA<63:0>, and it has detected and corrected a single-bit error in that data.
UDB_CNTL<4:0>	O	These pins are connected to the UltraSPARC data buffer chips and control the flow of data between the UDB registers and UltraSPARC. They are asserted with valid EDATA when UltraSPARC is driving data to UDB. They are asserted the cycle before the UDB should drive data to UltraSPARC. Synchronous to system clock.

## E.2.2 UltraSPARC Data Buffer (UDB) Pins

Table E-2 UltraSPARC Data Buffer (UDB) Pins

Symbol	Type	Name and Function
SYSDATA<63:0>	I/O	Connects the UDB chip to the system data interconnect. Two UDB chips are required. Each UDB chip handles half of the 128-bit system data interconnect.
SYSECC<7:0>	I/O	ECC check bits for SYSDATA. ECC will be generated and driven by the UDB chip for SYSDATA transfers from the UDB, and checked if UDB is the receiver.
S_REPLY<3:0>	I	Reply packet from the system. Used by the UDB for initiating data transfers between the system and the data buffer chips.
SC_DATA_STALL	I	This signal is asserted to hold UDB output data to the system or signal the delay in arrival of input data from the system.
SC_ECC_VALID	I	Asserted by the system when the ECC of incoming SYSDATA should be checked.
SYSID<4:0>	I	These pins set the five-bit system node ID of the UDB chip and associated UltraSPARC from the system interconnect.
SYSCLKA, SYSCLKB	I	These are buffered differential versions of the PECL system clock.
EDATA<63:0>	I/O	Connects the UDB with the E-Cache rams and UltraSPARC. On E-Cache misses, these pins drive data to the E-Cache rams from one of the UDB buffers. On E-Cache write-backs, these pins input data from the E-Cache rams into one of the UDB buffers. Uncacheable loads and stores transfer data directly between UltraSPARC and the UDB chips. These pins are also used to transfer data to control/status registers on the UDB chip.
EDPAR<7:0>	I/O	Byte parity for EDATA. Odd parity is driven for all EDATA transfers from the UDB, and checked if UDB is the receiver. EDPAR<0> serves as the parity for EDATA<7:0>.
UDB_CE	O	This pin is asserted when the UDB detects a correctable ECC error on data received from the interconnect, i.e. a single bit error.
UDB_UE	O	This pin is asserted when the UDB detects an uncorrectable ECC error on data received from the interconnect.
UDB_CNTL<4:0>	I	These pins are used by UltraSPARC to tell the UDB which internal buffer or register to access and when to drive and receive data on the external cache data bus.
UDB_H	I	This pin is asserted high for UDB_H (the UDB chip for EDATA<127:64>) and to zero for UDB_L (the UDB chip for the least significant 72 bits).
EPD	I	Asserted by UltraSPARC to cause the UDB to enter power-down mode.
RESET_L	I	Asserted asynchronously for POR (power-on) resets. Deasserted synchronous to system clock. Active low.
TDO	O	IEEE 1149.1 test data output. A three-state signal driven only when the TAP controller is in the shift-DR state.
TDI	I	IEEE 1149.1 test data input.
TCK	I	IEEE 1149.1 test clock input. If this pin is not connected to a clock source then TRST_L must be asserted during POR.
TMS	I	IEEE 1149.1 test mode select input. This pin should externally be pulled to logic one when not driven.
TRST_L	I	IEEE 1149.1 test reset input (active low). This pin should externally be pulled to logic one when not driven.

## E.2.3 System Interface Pins

Table E-3 System Interface Pins

Symbol	Type	Name and Function
SYSADDR<35:0>	I/O	36-bit bidirectional packet-switched request bus, which includes 1-bit odd-parity. It carries address bits PA<40:4> of a 41-bit physical address space in the P_REQ and S_REQ transactions described in Chapter 7, "UltraSPARC External Interfaces." A valid packet on the SYSADDR bus is identified by the driver asserting the <code>Addr_valid</code> signal. The SYSADDR and SYSDATA buses are independent, and an address is associated with its data through ordering rules discussed in a later section. Synchronous to system clock.
ADDR_VALID	I/O	Bidirectional radial signal between UltraSPARC and the system. Driven by UltraSPARC to initiate SYSADDR transactions to the system. Driven by the system to initiate coherency, interrupt or slave transactions to UltraSPARC. Synchronous to system clock.
NODEX_RQ	O	SYSADDR bus arbitration request. Asserted when UltraSPARC wants to acquire the SYSADDR bus. Connected to other master ports which share this address bus and the system. Synchronous to system clock.
NODE_RQ<2:0>	I	SYSADDR bus arbitration request from up to three other port masters that might be sharing the SYSADDR bus. Used by UltraSPARC for the distributed SYSADDR arbitration protocol. Synchronous to system clock.
SC_RQ	I	SYSADDR bus arbitration request from the system. Used by UltraSPARC for the distributed SYSADDR bus arbitration protocol. Synchronous to system clock.
S_REPLY<3:0>	I	System Reply packet from the system to UltraSPARC. Used by UltraSPARC for flow control and initiating data transfers between the system and the data buffer chips. Synchronous to system clock.
P_REPLY<4:0>	O	Processor reply packet, driven by UltraSPARC to the system to acknowledge a request from the system. Synchronous to system clock.
DATA_STALL	I	This signal is asserted to hold UDB output data to the system, or signal the delay in arrival of input data from the system.

## E.2.4 E-Cache Interface Pins

Table E-4 External Cache Interface Pins

Symbol	Type	Name and Function
EDATA<127:0>	I/O	E-Cache Data bus. Connects UltraSPARC to the E-Cache data rams and the data buffer chips. Synchronous to processor clock.
EDPAR<15:0>	I/O	Byte parity for EDATA. Odd parity is driven by UltraSPARC when driving EDATA, and checked by UltraSPARC when E-Cache SRAMs or the data buffer chips are driving EDATA. <code>EDPAR&lt;0&gt;</code> serves as the parity for <code>EDATA&lt;7:0&gt;</code> . Synchronous to processor clock.
TDATA<24:0>	I/O	Bidirectional data bus for E-Cache tag RAMs. Bits 24:22 carry the MOESI state: Modified, Owned, Exclusive, Shared, Invalid. Bits 21:0 carry the physical address bits <40:19>. This allows a minimum cache size of 512Kb. All of the TDATA bits are used, even when the E-Cache is greater than 512Kbytes. This is because there is no sizing in the tag compare for E-Cache hit generation. Synchronous to processor clock.
TPAR<3:0>	I/O	E-Cache tag RAM byte parity. Odd Parity is driven by UltraSPARC when driving TDATA, and checked by UltraSPARC when E-Cache SRAMs are driving. <code>TPAR&lt;0&gt;</code> covers <code>TDATA&lt;7:0&gt;</code> . Synchronous to processor clock.

Table E-4 External Cache Interface Pins (Continued)

Symbol	Type	Name and Function
BYTEWE_L<15:0>	O	Byte write enables for the E-Cache SRAMs. Bit 0 controls EDATA<127:120>. Bit 15 controls EDATA<7:0>. Byte write control is necessary because the first-level data cache is write-through. Synchronous to processor clock.
ECAD<17:0> <sup>1</sup>	O	Address for E-Cache data SRAMs. Corresponds to physical address <21:4>. Allows a maximum 4mbyte E-Cache. Synchronous to processor clock.
ECAT<15:0> <sup>2</sup>	O	Address for E-Cache tag SRAMs. Corresponds to physical address <21:6>. Allows a maximum 4Mb E-Cache. Synchronous to processor clock.
DSYN_WR_L	O	Write enable for E-Cache data SRAMs. Active low. Synchronous to processor clock.
DOE_L	O	Active low operation enable for all E-Cache data SRAM reads and writes. Synchronous to processor clock.
TSYN_WR_L	O	Write enable for E-Cache tag SRAMs. Active low. Synchronous to processor clock.
TOE_L	O	Active low operation enable for all E-Cache tag SRAM reads and writes. Active low. Synchronous to processor clock.

<sup>1</sup> ECAD<19:0> for UltraSPARC-II: corresponds to Physical Address <23:4>

<sup>2</sup> ECAT<17:0> for UltraSPARC-II: corresponds to Physical Address <23:6>

## E.2.5 Clock Interface Pins

Table E-5 Clock Interface Pins

Symbol	Type	Name and Function
CLKA, CLKB	I	These pins provide UltraSPARC with its primary differential PECL clock source. Full details of clock requirements are presented in another chapter.
SYSCLKA, SYSCLKB	I	Buffered differential versions of the PECL system clock, which is a synchronous one half or one third submultiple of the primary clock. They are used to generate the phase signal, which allows UltraSPARC to synchronize communication to the system and UDBs.
SCLK_MODE <sup>1</sup>	I	Asserted if the system clock frequency is one third of the processor clock frequency, deasserted if the system clock frequency is one half of the processor clock frequency.
LOOP_CAP <sup>2</sup>	I	Provision for external PLL loop filter capacitor. Currently not needed.
PHASE_DET_CLK <sup>3</sup>	I	Used only for testing PLL Bypass mode.
ECACHE_22_MODE <sup>4</sup>	I	Asserted if 2–2 (Register-latch) SRAMs are used in the E-Cache. Deasserted for 1–1–1 (pipelined) E-Cache SRAMs. Hardwired externally.
MCAP<3:0> <sup>5</sup>	I	Implementation-dependent module capability bits. May be used to indicate speed range of the module. Hardwired externally.

<sup>1</sup> SCLK\_MODE is present only on UltraSPARC-I.

<sup>2</sup> LOOP\_CAP is present only on UltraSPARC-I.

<sup>3</sup> PHASE\_DET\_CLK is present only on UltraSPARC-II.

<sup>4</sup> ECACHE\_22\_MODE is present only on UltraSPARC-II.

<sup>5</sup> MCAP is present only on UltraSPARC-II.

## E.2.6 IEEE 1149.1 (JTAG) Interface Pins

Table E-6 IEEE 1149.1 (JTAG) Interface Pins

Symbol	Type	Name and Function
TDO	O	IEEE 1149.1 test data output. A three-state signal driven only when the Test Access Port (TAP) controller is in the shift-DR state.
TDI	I	IEEE 1149.1 test data input.
TCK	I	IEEE 1149.1 test clock input. If this pin is not connected to a clock source then TRST_L must be asserted during POR.
TMS	I	IEEE 1149.1 test mode select input. This pin should externally be pulled high when not driven.
TRST_L	I	IEEE 1149.1 test reset input (active low). This pin should externally be pulled high when not driven.

## E.2.7 Initialization Interface Pins

Table E-7 Initialization Interface Pins

Symbol	Type	Name and Function
RESET_L	I	Asserted asynchronously for POR (power-on) resets. Deasserted synchronous to system clock. Active low.
XIR_L	I	Asserted to signal XIR resets. Acts like an edge triggered non-maskable interrupt. Synchronous to system clock. Active low.
EPD	O	Asserted when UltraSPARC is in power-down mode.

## E.3 Signal Descriptions

### E.3.1 UltraSPARC Signals

Table E-8 UltraSPARC Signals

Function	Name	Count	I/O
<b>Data Transfer</b>			
E-Cache Data Bus	EDATA<127:0>	128	I/O
E-Cache Data Bus Parity	EDPAR<15:0>	16	I/O
E-Cache Data Address Bus	ECAD<17:0> <sup>1</sup>	18 <sup>1</sup>	O
E-Cache Tag Data Bus	TDATA<24:0>	25	I/O
E-Cache Tag Data Parity	TPAR<3:0>	4	I/O
E-Cache Tag Address Bus	ECAT<15:0> <sup>2</sup>	16 <sup>2</sup>	O
System Address Bus	SYSADDR<36:0>	37	I/O
<b>Data Transfer Controls</b>			
E-Cache Data Byte Write Enables	BYTE_WE_L<15:0>	16	O
Data RAMs Write	DSYN_WR_L	1	O
Data RAMs Output Enable	DOE_L	1	O
Tag RAM Write	TSYN_WR_L	1	O
Tag RAM Output Enable	TOE_L	1	O

Table E-8 UltraSPARC Signals (Continued)

Function	Name	Count	I/O
<b>System Interface Controls</b>			
System Reply	S_REPLY<3:0>	4	I
Processor Reply	P_REPLY<4:0>	5	O
Address Bus Arbitration	NODE_RQ<2:0>	3	I
Address Bus Request	NODEX_RQ	1	O
Address Packet Valid	ADR_VLD	1	I/O
SC Request for interconnect addr bus	SC_RQ	1	I
SC Data Stall	DATA_STALL	1	I
<b>UDB Interface</b>			
Uncorrectable Error (High)	UDB_UEH	1	I
Uncorrectable Error (Low)	UDB_UEL	1	I
Correctable Error (High)	UDB_CEH	1	I
Correctable Error (Low)	UDB_CEL	1	I
UDB Control	UDB_CNTRL<4:0>	5	O
<b>Clock Interface</b>			
Differential Clock Input A	CLKA	1	I
Differential Clock Input B	CLKB	1	I
PLL loop filter connection	LOOP_CAP <sup>3</sup>	1	I
Low Frequency/D.C. signal	DC_SPARE	1	I
UDB Clock A (copy)	SDBCLKA	1	I
UDB Clock B (copy)	SDBCLKB	1	I
Phase Lock Loop Bypass	PLLBYPASS	1	I
Level 5 Clock	L5CLK	1	O
<b>IEEE 1149.1 (JTAG) Interface/Debug</b>			
IEEE 1149.1 Test Data Out	TDO	1	O
IEEE 1149.1 Test Data Input	TDI	1	I
IEEE 1149.1 Test Clock Input	TCK	1	I
IEEE 1149.1 Test Mode Select	TMS	1	I
IEEE 1149.1 Test Reset Input	TRST_L	1	I
SRAMs Test Mode	RAM_TEST	1	I
Test/Debug/Instrument Bus	MISC_BIDIR<14:0>	15	I/O
Clock Stopper (debug)	EXT_EVENT	1	I/O
<b>Initialization</b>			
Reset	RESET_L	1	I
XIR Reset (NMI)	XIR_L	1	I
Power Down Mode	EPD	1	I

<sup>1</sup>. ECAD<19:0> for UltraSPARC-II

<sup>2</sup>. ECAT<17:0> for UltraSPARC-II

<sup>3</sup>. LOOP\_CAP present in UltraSPARC-I only

### E.3.2 UltraSPARC Data Buffer (UDB) Signals

Table E-9 UltraSPARC Data Buffer (UDB) Signals

Function	Name	Count	I/O
<b>Data Transfer</b>			
E-Cache Data Bus	EDATA<63:0>	64	I/O
E-Cache Data Bus Parity	EDPAR<7:0>	8	I/O
System Data Bus	SYSDATA<63:0>	64	I/O
System Data Bus ECC	SYSECC<7:0>	8	I/O
<b>Error Reporting</b>			
Correctable Error	UDB_CE	1	O
Uncorrectable Error	UDB_UE	1	O
<b>Controls</b>			
System Reply	S_REPLY<3:0>	4	I
System Identification	SYSID<4:0>	5	I
System Clock Input A	SYSCLKA	1	I
System Clock Input B	SYSCLKB	1	I
External Event	EXT_EVENT	1	I
Phase Lock Loop Bypass	PLL_BYPASS	1	I
Reset	RESET	1	I
UDB Control (from CPU)	UDB_CNTL<4:0>	5	I
UDB High (vs. Low)	UDB_H	1	I
System Data Stall	SC_DATA_STALL	1	I
System ECC Valid	SC_ECC_VALID	1	I
ES Bus Clock	E_BUS_CLKA <sup>1</sup>	1	I
ES Bus Clock	E_BUS_CLKB <sup>2</sup>	1	I
<b>IEEE 1149.1 (JTAG) Interface</b>			
IEEE 1149.1 Test Data Out	TDO	1	O
IEEE 1149.1 Test Data Input	TDI	1	I
IEEE 1149.1 Test Clock Input	TCK	1	I
IEEE 1149.1 Test Mode Select	TMS	1	I
IEEE 1149.1 Test Reset Input	TRST_L	1	I

<sup>1</sup>. E\_BUS\_CLKA present only in UltraSPARC-II.

<sup>2</sup>. E\_BUS\_CLKB present only in UltraSPARC-II.



## F.1 Introduction

This Appendix lists the names and suggested macro syntax for all supported Address Space Identifiers.

Table F-1 ASI Names (Alphabetical)

ASI Name or Macro Syntax	Description	Value
ASI_AFAR	Asynchronous fault address register	4D <sub>16</sub>
ASI_AFSR	Asynchronous fault status register	4C <sub>16</sub>
ASI_AIUP	Primary address space, user privilege	10 <sub>16</sub>
ASI_AIUPL	Primary address space, user privilege, little endian	18 <sub>16</sub>
ASI_AIUS	Secondary address space, user privilege	11 <sub>16</sub>
ASI_AIUSL	Secondary address space, user privilege, little endian	19 <sub>16</sub>
ASI_AS_IF_USER_PRIMARY	Primary address space, user privilege	10 <sub>16</sub>
ASI_AS_IF_USER_PRIMARY_LITTLE	Primary address space, user privilege, little endian	18 <sub>16</sub>
ASI_AS_IF_USER_SECONDARY	Secondary address space, user privilege	11 <sub>16</sub>
ASI_AS_IF_USER_SECONDARY_LITTLE	Secondary address space, user privilege, little endian	19 <sub>16</sub>
ASI_BLK_AIUP	Primary address space, block load/store, user privilege	70 <sub>16</sub>
ASI_BLK_AIUPL	Primary address space, block load/store, user privilege, little endian	78 <sub>16</sub>
ASI_BLK_AIUS	Secondary address space, block load/store, user privilege	71 <sub>16</sub>
ASI_BLK_AIUSL	Secondary address space, block load/store, user privilege, little endian	79 <sub>16</sub>
ASI_BLK_COMMIT_P	Primary address space, block store commit operation	E0 <sub>16</sub>
ASI_BLK_COMMIT_PRIMARY	Primary address space, block store commit operation	E0 <sub>16</sub>
ASI_BLK_COMMIT_S	Secondary address space, block store commit operation	E1 <sub>16</sub>
ASI_BLK_COMMIT_SECONDARY	Secondary address space, block store commit operation	E1 <sub>16</sub>
ASI_BLK_P	Primary address space, block load/store	F0 <sub>16</sub>

Table F-1 ASI Names (Alphabetical) (Continued)

ASI Name or Macro Syntax	Description	Value
ASI_BLK_PL	Primary address space, block load/store, little endian	F8 <sub>16</sub>
ASI_BLK_S	Secondary address space, block load/store	F1 <sub>16</sub>
ASI_BLK_SL	Secondary address space, block load/store, little endian	F9 <sub>16</sub>
ASI_BLOCK_AS_IF_USER_PRIMARY	Primary address space, block load/store, user privilege	70 <sub>16</sub>
ASI_BLOCK_AS_IF_USER_PRIMARY_LITTLE	Primary address space, block load/store, user privilege, little endian	78 <sub>16</sub>
ASI_BLOCK_AS_IF_USER_SECONDARY	Secondary address space, block load/store, user privilege	71 <sub>16</sub>
ASI_BLOCK_AS_IF_USER_SECONDARY_LITTLE	Secondary address space, block load/store, user privilege, little endian	79 <sub>16</sub>
ASI_BLOCK_PRIMARY	Primary address space, block load/store	F0 <sub>16</sub>
ASI_BLOCK_PRIMARY_LITTLE	Primary address space, block load/store, little endian	F8 <sub>16</sub>
ASI_BLOCK_SECONDARY	Secondary address space, block load/store	F1 <sub>16</sub>
ASI_BLOCK_SECONDARY_LITTLE	Secondary address space, block load/store, little endian	F9 <sub>16</sub>
ASI_D-MMU	D-MMU Tag Target Register	58 <sub>16</sub>
ASI_DCACHE_DATA	D-Cache data RAM diagnostics access	46 <sub>16</sub>
ASI_DCACHE_DATA	D-Cache data RAM diagnostics access	46 <sub>16</sub>
ASI_DCACHE_TAG	D-Cache tag/valid RAM diagnostics access	47 <sub>16</sub>
ASI_DMMU	D-MMU PA Data Watchpoint Register	58 <sub>16</sub>
ASI_DMMU	D-MMU Secondary Context Register	58 <sub>16</sub>
ASI_DMMU	D-MMU Synch. Fault Address Register	58 <sub>16</sub>
ASI_DMMU	D-MMU Synch. Fault Status Register	58 <sub>16</sub>
ASI_DMMU	D-MMU Tag Target Register	58 <sub>16</sub>
ASI_DMMU	D-MMU TLB Tag Access Register	58 <sub>16</sub>
ASI_DMMU	D-MMU TSB Register	58 <sub>16</sub>
ASI_DMMU	D-MMU VA Data Watchpoint Register	58 <sub>16</sub>
ASI_DMMU	I/D MMU Primary Context Register	58 <sub>16</sub>
ASI_DMMU_DEMAP	DMMU TLB demap	5F <sub>16</sub>
ASI_DMMU_TSB_64KB_PTR_REG	D-MMU TSB 64K Pointer Register	5A <sub>16</sub>
ASI_DMMU_TSB_64KB_PTR_REG	D-MMU TSB 64K Pointer Register	5A <sub>16</sub>
ASI_DMMU_TSB_8KB_PTR_REG	D-MMU TSB 8K Pointer Register	59 <sub>16</sub>
ASI_DMMU_TSB_DIRECT_PTR_REG	D-MMU TSB Direct Pointer Register	5B <sub>16</sub>
ASI_DTLB_DATA_ACCESS_REG	D-MMU TLB Data Access Register	5D <sub>16</sub>
ASI_DTLB_DATA_IN_REG	D-MMU TLB Data In Register	5C <sub>16</sub>
ASI_DTLB_TAG_READ_REG	D-MMU TLB Tag Read Register	5E <sub>16</sub>
ASI_ECACHE_R	E-Cache data RAM diagnostic read access	7E <sub>16</sub>
ASI_ECACHE_R	E-Cache tag/valid RAM diagnostic read access	7E <sub>16</sub>
ASI_ECACHE_TAG_DATA	E-Cache tag/valid RAM data diagnostic access	4E <sub>16</sub>
ASI_ECACHE_W	E-Cache data RAM diagnostic write access	76 <sub>16</sub>
ASI_ECACHE_W	E-Cache tag/valid RAM diagnostic write access	76 <sub>16</sub>

Table F-1 ASI Names (Alphabetical) (Continued)

ASI Name or Macro Syntax	Description	Value
ASI_EC_R	E-Cache data RAM diagnostic read access	7E <sub>16</sub>
ASI_EC_R	E-Cache tag/valid RAM diagnostic read access	7E <sub>16</sub>
ASI_EC_TAG_DATA	E-Cache tag/valid RAM data diagnostic access	4E <sub>16</sub>
ASI_EC_W	E-Cache data RAM diagnostic write access	76 <sub>16</sub>
ASI_EC_W	E-Cache tag/valid RAM diagnostic write access	76 <sub>16</sub>
ASI_ESTATE_ERROR_EN_REG	E-Cache error enable register	4B <sub>16</sub>
ASI_FL16_P	Primary address space, one 16-bit floating-point load/store	D2 <sub>16</sub>
ASI_FL16_PL	Primary address space, one 16-bit floating-point load/store, little endian	DA <sub>16</sub>
ASI_FL16_PRIMARY	Primary address space, one 16-bit floating-point load/store	D2 <sub>16</sub>
ASI_FL16_PRIMARY_LITTLE	Primary address space, one 16-bit floating-point load/store, little endian	DA <sub>16</sub>
ASI_FL16_S	Secondary address space, one 16-bit floating-point load/store	D3 <sub>16</sub>
ASI_FL16_SECONDARY	Secondary address space, one 16-bit floating-point load/store	D3 <sub>16</sub>
ASI_FL16_SECONDARY_LITTLE	Secondary address space, one 16-bit floating-point load/store, little endian	DB <sub>16</sub>
ASI_FL16_SL	Secondary address space, one 16-bit floating-point load/store, little endian	DB <sub>16</sub>
ASI_FL8_P	Primary address space, one 8-bit floating-point load/store	D0 <sub>16</sub>
ASI_FL8_PL	Primary address space, one 8-bit floating-point load/store, little endian	D8 <sub>16</sub>
ASI_FL8_PRIMARY	Primary address space, one 8-bit floating-point load/store	D0 <sub>16</sub>
ASI_FL8_PRIMARY_LITTLE	Primary address space, one 8-bit floating-point load/store, little endian	D8 <sub>16</sub>
ASI_FL8_S	Secondary address space, one 8-bit floating-point load/store	D1 <sub>16</sub>
ASI_FL8_SECONDARY	Secondary address space, one 8-bit floating-point load/store	D1 <sub>16</sub>
ASI_FL8_SECONDARY_LITTLE	Secondary address space, one 8-bit floating-point load/store, little endian	D9 <sub>16</sub>
ASI_FL8_SL	Secondary address space, one 8-bit floating-point load/store, little endian	D9 <sub>16</sub>
ASI_ICACHE_INSTR	I-Cache instruction RAM diagnostic access	66 <sub>16</sub>
ASI_ICACHE_NEXT_FIELD	I-Cache next-field RAM diagnostics access	6F <sub>16</sub>
ASI_ICACHE_PRE_DECODE	I-Cache pre-decode RAM diagnostics access	6E <sub>16</sub>
ASI_ICACHE_TAG	I-Cache tag/valid RAM diagnostic access	67 <sub>16</sub>
ASI_IC_INSTR	I-Cache instruction RAM diagnostic access	66 <sub>16</sub>
ASI_IC_NEXT_FIELD	I-Cache next-field RAM diagnostics access	6F <sub>16</sub>
ASI_IC_PRE_DECODE	I-Cache pre-decode RAM diagnostics access	6E <sub>16</sub>

Table F-1 ASI Names (Alphabetical) (Continued)

ASI Name or Macro Syntax	Description	Value
ASI_IC_TAG	I-Cache tag/valid RAM diagnostic access	67 <sub>16</sub>
ASI_IMMU	I-MMU Synchronous Fault Status Register	50 <sub>16</sub>
ASI_IMMU	I-MMU Tag Target Register	50 <sub>16</sub>
ASI_IMMU	I-MMU TLB Tag Access Register	50 <sub>16</sub>
ASI_IMMU	I-MMU TSB Register	50 <sub>16</sub>
ASI_IMMU_DEMAP	I-MMU TLB demap	57 <sub>16</sub>
ASI_IMMU_TSB_64KB_PTR_REG	I-MMU TSB 64KB Pointer Register	52 <sub>16</sub>
ASI_IMMU_TSB_8KB_PTR_REG	I-MMU TSB 8KB Pointer Register	51 <sub>16</sub>
ASI_INTR_DISPATCH_STATUS	Interrupt vector dispatch status	48 <sub>16</sub>
ASI_INTR_RECEIVE	Interrupt vector receive status	49 <sub>16</sub>
ASI_ITLB_DATA_ACCESS_REG	I-MMU TLB Data Access Register	55 <sub>16</sub>
ASI_ITLB_DATA_IN_REG	I-MMU TLB Data In Register	54 <sub>16</sub>
ASI_ITLB_TAG_READ_REG	I-MMU TLB Tag Read Register	56 <sub>16</sub>
ASI_ITLB_TAG_READ_REG	I-MMU TLB Tag Read Register	56 <sub>16</sub>
ASI_LSU_CONTROL_REG	Load/store unit control register	45 <sub>16</sub>
ASI_N	Implicit address space, nucleus privilege, TL > 0,	04 <sub>16</sub>
ASI_NL	Implicit address space, nucleus privilege, TL > 0, little endian	0C <sub>16</sub>
ASI_NUCLEUS	Implicit address space, nucleus privilege, TL > 0,	04 <sub>16</sub>
ASI_NUCLEUS_LITTLE	Implicit address space, nucleus privilege, TL > 0, little endian	0C <sub>16</sub>
ASI_NUCLEUS_QUAD_LDD	Cacheable, 128-bit atomic LDDA	24 <sub>16</sub>
ASI_NUCLEUS_QUAD_LDD_L	Cacheable, 128-bit atomic LDDA, little endian	2C <sub>16</sub>
ASI_NUCLEUS_QUAD_LDD_LITTLE	Cacheable, 128-bit atomic LDDA, little endian	2C <sub>16</sub>
ASI_P	Implicit primary address space	80 <sub>16</sub>
ASI_PHYS_BYPASS_EC_WITH_EBIT	Physical address, noncacheable, with side-effect	15 <sub>16</sub>
ASI_PHYS_BYPASS_EC_WITH_EBIT_L	Physical address, noncacheable, with side-effect, little endian	1D <sub>16</sub>
ASI_PHYS_BYPASS_EC_WITH_EBIT_LITTLE	Physical address, noncacheable, with side-effect, little endian	1D <sub>16</sub>
ASI_PHYS_USE_EC	Physical address, external cacheable only	14 <sub>16</sub>
ASI_PHYS_USE_EC_L	Physical address, external cacheable only, little endian	1C <sub>16</sub>
ASI_PHYS_USE_EC_LITTLE	Physical address, external cacheable only, little endian	1C <sub>16</sub>
ASI_PL	Implicit primary address space, little endian	88 <sub>16</sub>
ASI_PNF	Primary address space, no fault	82 <sub>16</sub>
ASI_PNFL	Primary address space, no fault, little endian	8A <sub>16</sub>
ASI_PRIMARY	Implicit primary address space	80 <sub>16</sub>
ASI_PRIMARY_LITTLE	Implicit primary address space, little endian	88 <sub>16</sub>
ASI_PRIMARY_NO_FAULT	Primary address space, no fault	82 <sub>16</sub>

Table F-1 ASI Names (Alphabetical) (Continued)

ASI Name or Macro Syntax	Description	Value
ASI_PRIMARY_NO_FAULT_LITTLE	Primary address space, no fault, little endian	8A <sub>16</sub>
ASI_PST16_PL	Primary address space, 4 16-bit partial store, little endian	CA <sub>16</sub>
ASI_PST16_PRIMARY	Primary address space, 4 16-bit partial store	C2 <sub>16</sub>
ASI_PST16_PRIMARY_LITTLE	Primary address space, 4 16-bit partial store, little endian	CA <sub>16</sub>
ASI_PST16_S	Secondary address space, 4 16-bit partial store	C3 <sub>16</sub>
ASI_PST16_SECONDARY	Secondary address space, 4 16-bit partial store	C3 <sub>16</sub>
ASI_PST16_SECONDARY_LITTLE	Secondary address space, 4 16-bit partial store, little endian	CB <sub>16</sub>
ASI_PST16_SL	Secondary address space, 4 16-bit partial store, little endian	CB <sub>16</sub>
ASI_PST32_P	Primary address space, 2 32-bit partial store	C4 <sub>16</sub>
ASI_PST32_PL	Primary address space, 2 32-bit partial store, little endian	CC <sub>16</sub>
ASI_PST32_PRIMARY	Primary address space, 2 32-bit partial store	C4 <sub>16</sub>
ASI_PST32_PRIMARY_LITTLE	Primary address space, 2 32-bit partial store, little endian	CC <sub>16</sub>
ASI_PST32_S	Secondary address space, 2 32-bit partial store	C5 <sub>16</sub>
ASI_PST32_SECONDARY	Secondary address space, 2 32-bit partial store	C5 <sub>16</sub>
ASI_PST32_SECONDARY_LITTLE	Secondary address space, 2 32-bit partial store, little endian	CD <sub>16</sub>
ASI_PST32_SL	Secondary address space, 2 32-bit partial store, little endian	CD <sub>16</sub>
ASI_PST8_P	Primary address space, 8 8-bit partial store	C0 <sub>16</sub>
ASI_PST8_PL	Primary address space, 8 8-bit partial store, little endian	C8 <sub>16</sub>
ASI_PST8_PRIMARY	Primary address space, 8 8-bit partial store	C0 <sub>16</sub>
ASI_PST8_PRIMARY_LITTLE	Primary address space, 8 8-bit partial store, little endian	C8 <sub>16</sub>
ASI_PST8_S	Secondary address space, 8 8-bit partial store	C1 <sub>16</sub>
ASI_PST8_SECONDARY	Secondary address space, 8 8-bit partial store	C1 <sub>16</sub>
ASI_PST8_SECONDARY_LITTLE	Secondary address space, 8 8-bit partial store, little endian	C9 <sub>16</sub>
ASI_PST8_SL	Secondary address space, 8 8-bit partial store, little endian	C9 <sub>16</sub>
ASI_PSY16_P	Primary address space, 4 16-bit partial store	C2 <sub>16</sub>
ASI_S	Implicit secondary address space	81 <sub>16</sub>
ASI_SECONDARY	Implicit secondary address space	81 <sub>16</sub>
ASI_SECONDARY_LITTLE	Implicit secondary address space, little endian	89 <sub>16</sub>
ASI_SECONDARY_NO_FAULT	Secondary address space, no fault	83 <sub>16</sub>
ASI_SECONDARY_NO_FAULT_LITTLE	Secondary address space, no fault, little endian	8B <sub>16</sub>
ASI_SL	Implicit secondary address space, little endian	89 <sub>16</sub>
ASI_SNF	Secondary address space, no fault	83 <sub>16</sub>
ASI_SNFL	Secondary address space, no fault, little endian	8B <sub>16</sub>
ASI_UDB_L_CONTROL_R	External UDB Control Register, read low	7F <sub>16</sub>
ASI_UDBH_CONTROL_R	External UDB Control Register, read high	7F <sub>16</sub>
ASI_UDBH_CONTROL_REG_READ	External UDB Control Register, read high	7F <sub>16</sub>
ASI_UDBH_CONTROL_REG_WRITE	External UDB Control Register, write high	77 <sub>16</sub>
ASI_UDBH_ERROR_R	External UDB Error Register, read high	7F <sub>16</sub>

Table F-1 ASI Names (Alphabetical) (Continued)

ASI Name or Macro Syntax	Description	Value
ASI_UDBH_ERROR_REG_READ	External UDB Error Register, read high	7F <sub>16</sub>
ASI_UDBH_ERROR_REG_WRITE	External UDB Error Register, write high	77 <sub>16</sub>
ASI_UDBL_CONTROL_REG_READ	External UDB Control Register, read low	7F <sub>16</sub>
ASI_UDBL_CONTROL_REG_WRITE	External UDB Control Register, write low	77 <sub>16</sub>
ASI_UDBL_ERROR_R	External UDB Error Register, read low	7F <sub>16</sub>
ASI_UDBL_ERROR_REG_READ	External UDB Error Register, read low	7F <sub>16</sub>
ASI_UDBL_ERROR_REG_WRITE	External UDB Error Register, write low	77 <sub>16</sub>
ASI_UDB_CONTROL_W	External UDB Control Register, write high	77 <sub>16</sub>
ASI_UDB_CONTROL_W	External UDB Control Register, write low	77 <sub>16</sub>
ASI_UDB_ERROR_W	External UDB Error Register, write high	77 <sub>16</sub>
ASI_UDB_ERROR_W	External UDB Error Register, write low	77 <sub>16</sub>
ASI_UDB_INTR_R	Incoming interrupt vector data register 0	7F <sub>16</sub>
ASI_UDB_INTR_R	Incoming interrupt vector data register 1	7F <sub>16</sub>
ASI_UDB_INTR_R	Incoming interrupt vector data register 2	7F <sub>16</sub>
ASI_UDB_INTR_W	Interrupt vector dispatch	77 <sub>16</sub>
ASI_UDB_INTR_W	Outgoing interrupt vector data register 0	77 <sub>16</sub>
ASI_UDB_INTR_W	Outgoing interrupt vector data register 1	77 <sub>16</sub>
ASI_UDB_INTR_W	Outgoing interrupt vector data register 2	77 <sub>16</sub>
ASI_UPA_CONFIG_REG	UPA configuration register	4A <sub>16</sub>

## *G.1 Introduction*

This Appendix documents the technical differences between the UltraSPARC models described in this manual. These models are:

- UltraSPARC-I
- UltraSPARC-II

## *G.2 Summary*

UltraSPARC-I is the base processor model. UltraSPARC-II supports the following enhancements:

- Reduced gate dimensions (0.35  $\mu$ ) and faster cycles times (4 ns)
- 8 Mb and 16 Mb E-Cache sizes
- Additional Processor : System clock ratios
- Use of reduced cost / increased density E-Cache SRAMs
- Support for PREFETCH{A} instructions
- Three outstanding Read transactions, instead of only one
- Two outstanding Writeback transactions, instead of only one
- Ability to programmatically limit the number of outstanding Read and Writeback transactions

### G.3 References to Model-Specific Information

Table G-1 lists the pages within the *UltraSPARC User's Manual* that contain model-specific information.

Table G-1 UltraSPARC Model-Specific Information

Page	I	II	Description
4	✓	✓	Implementation technologies and cycle times
7	✓	✓	Number of trap levels
10	✓	✓	E-Cache sizes
10	✓	✓	E-Cache SRAM modes
10	✓	✓	System : Processor clock frequency ratios
36		✓	Support for the PREFETCH{A} instructions
73	✓	✓	Number of bits in E-Cache Tag Address
73	✓	✓	Number of bits in E-Cache Data Address
77	✓	✓	E-Cache sizes
77	✓	✓	Number of read buffer entries
78	✓	✓	Number of Writeback buffer entries
79	✓	✓	Timing for coherent read hit (1-1-1 Mode)
80		✓	Timing for coherent read hit (2-2 Mode)
81	✓	✓	Timing for coherent write hit to M State line (1-1-1 Mode)
81		✓	Timing for coherent write hit to M State line (2-2 Mode)
82	✓	✓	Timing for coherent write hit with E-to-M State transition (1-1-1 Mode)
82	✓	✓	Timing overlap for tag read / data write for coherent write (1-1-1 Mode)
83	✓	✓	Read-to-write bus turnaround penalty (1-1-1 Mode)
96		✓	Support for the PREFETCH{A} instructions
102	✓	✓	Number of outstanding ReadToShare transactions
103	✓	✓	Number of outstanding ReadToOwn transactions
104	✓	✓	Number of outstanding ReadToDiscard transactions
110	✓	✓	Number of outstanding NonCachedRead transactions
110	✓	✓	Number of outstanding NonCachedBlockRead transactions
112	✓	✓	Worst-Case Delay Between S_REQ and P_REPLY when NDP=1
113	✓	✓	Number of outstanding Writeback transactions
126	✓	✓	Number of outstanding read transactions
128	✓		Limited transaction types before Writeback
128	✓		Limited number of outstanding transactions in a class
128		✓	Programmatically limiting the number of outstanding transactions in a class
130	✓		Number of outstanding Writeback / dirty victim read transactions
130		✓	Number of outstanding Writeback / dirty victim read transactions
154		✓	MCAP field of UPA_CONFIG register
154		✓	CLK_MODE field of UPA_CONFIG register

Table G-1 UltraSPARC Model-Specific Information

Page	I	II	Description
155		✓	E\$ field of UPA_CONFIG register
155		✓	ELIM field of UPA_CONFIG register
155		✓	WB subfield in PCON field of UPA_CONFIG register
155		✓	SCIQ0 subfield in PCON field of UPA_CONFIG register
155		✓	Allowable combinations of values for WB and SCIQ0 subfields in PCON field of UPA_CONFIG register
172	✓	✓	VER.impl values
173		✓	Reset values for MCAP field of UPA_CONFIG register
173		✓	Reset values for CLK_MODE field of UPA_CONFIG register
173		✓	Reset values for E\$ field of UPA_CONFIG register
173		✓	Reset values for ELIM field of UPA_CONFIG register
173		✓	Reset values for WB subfield in PCON field of UPA_CONFIG register
173		✓	Reset values for SCIQ0 subfield in PCON field of UPA_CONFIG register
194	✓		PREFETCH{A} unimplemented
241	✓	✓	VER.impl values
248	✓		PREFETCH{A} unimplemented
248		✓	PREFETCH{A} <i>fcn=0..4</i> implemented
274	✓	✓	D-Cache Miss, E-Cache hit latency depends on SRAM mode
275	✓	✓	Load buffer depth optimized for 1-1-1 mode
277	✓	✓	E-Cache accessed every other cycle in 2-2 mode
278	✓	✓	Read-toWrite bus turnaround penalty in 1-1-1 mode only
284		✓	CTI at end of cache line not dispatched until delay slot fetched
315		✓	VA encoding to access 8 and 16 Mb E-Cache data fields
316		✓	VA encoding to access 8 and 16 Mb E-Cache tag/state/parity fields
340	✓	✓	Number of bits in ECAT interface
340	✓	✓	Number of bits in ECAD interface
340	✓		SCLK_MODE pin is present only in UltraSPARC-I
340	✓		LOOP_CAP pin present only in UltraSPARC-I
340		✓	PHASE_DET_CLK pin present only in UltraSPARC-II
340		✓	ECACHE_22_MODE pin present only in UltraSPARC-II
340		✓	MCAP pins present only in UltraSPARC-II
341	✓	✓	Number of bits in ECAD interface
341	✓	✓	Number of bits in ECAT interface
342	✓		LOOP_CAP pin present only in UltraSPARC-I
343		✓	E_BUS_CLKA signal present only in UltraSPARC-II
343		✓	E_BUS_CLKB signal present only in UltraSPARC-II



# *Back Matter*



---

Glossary .....	357
Bibliography .....	363
Index .....	367



# Glossary

---



This glossary defines some important words and acronyms used throughout this manual. *Italicized words* within definitions are further defined elsewhere in the list.

**aliases:**

Two virtual addresses are aliases of each other if they refer to the same physical address.

**ASI:**

Abbreviation for Address Space Identifier.

**clean window:**

A clean register window is one in which all of the registers contain either zero or a valid address from the current address space or valid data from the current address space.

**coherence:**

A set of protocols guaranteeing that all memory accesses are globally visible to all caches on a shared-memory bus.

**consistency:**

See *coherence*.

**context:**

A set of translations used to support a particular address space. See also *MMU*.

**copyback:**

The process of copying back a cache line in response to a hit while *snooping*.

**CPI:**

Cycles per instruction. The number of clock cycles it takes to execute one instruction.

**cross call:**

An interprocessor call in a multi-processor system.

**current window:**

The block of 24 *r* registers to which the Current Window Pointer (CWP) register points.

**demap:**

To invalidate a mapping in the MMU.

**dispatch:**

To issue a fetched instruction to one or more functional units for execution.

*fccN:*

One of the floating-point condition code fields *fcc0*, *fcc1*, *fcc2*, or *fcc3*.

**floating-point exception:**

An exception that occurs during the execution of an FPop instruction while the corresponding bit in FSR.TEM is set to 1. The exceptions are: *unfinished\_FPop*, *unimplemented\_FPop*, *sequence\_error*, *hardware\_error*, *invalid\_fp\_register*, and *IEEE\_754\_exception*.

**floating-point IEEE-754 exception:**

A *floating-point exception*, as specified by IEEE Std 754-1985.

**floating-point trap type:**

The specific type of a *floating-point exception*, encoded in the FSR.*ftt* field.

**implementation-dependent:**

An aspect of the architecture that may legitimately vary among implementations. In many cases, the permitted range of variation is specified in the SPARC-V9 standard. When a range is specified, compliant implementations shall not deviate from that range.

**instruction set architecture (ISA):**

An ISA defines instructions, registers, instruction and data memory, the effect of executed instructions on the registers and memory, and an algorithm for controlling instruction execution. An ISA does not define clock cycle times, cycles per instruction, data paths, etc.

**ISA:**

Abbreviation for *instruction set architecture*.

**may:**

A key word indicating flexibility of choice with no implied preference.

**Memory Management Unit (MMU):**

An MMU is a mechanism that implements a policy for address translation and protection among contexts. See also *virtual address*, *physical address*, and *context*.

**module:**

A master or slave device that attaches to the shared-memory bus.

**next program counter (nPC):**

A register that contains the address of the instruction to be executed next, if a trap does not occur.

**non-privileged:**

An adjective that describes (1) the state of the processor when PSTATE.PRIV=0, i.e., *non-privileged mode*; (2) processor state that is accessible to software while the processor is in either *privileged mode* or *non-privileged mode*; e.g., non-privileged registers, non-privileged ASRs, or, in general, non-privileged state; (3) an instruction that can be executed when the processor is in either *privileged mode* or *non-privileged mode*.

**non-privileged mode:**

The mode in which processor is operating when PSTATE.PRIV=0. See also *privileged*.

**NWINDOWS:**

The number of register windows present in a particular implementation.

**optional:**

A feature not required for SPARC-V9 compliance.

**physical address:**

An address that maps real physical memory or I/O device space. See also *virtual address*.

**prefetchable:**

A memory location for which the system designer has determined that no undesirable effects will occur if a PREFETCH operation to that location is allowed to succeed. Typically, normal memory is prefetchable.

Non-prefetchable locations include those that, when read, change state or cause external events to occur. For example, some I/O devices are designed with registers that clear on read; others have registers that initiate operations when read. See *side effect*.

**privileged:**

An adjective that describes (1) the state of the processor when PSTATE.PRIV=1, that is, *privileged mode*; (2) processor state that is only accessible to software while the processor is in *privileged mode*; e.g., privileged registers, privileged ASRs, or, in general, privileged state; (3) an instruction that can be executed only when the processor is in *privileged mode*.

**privileged mode:**

The processor is operating in privileged mode when PSTATE.PRIV=1.

**program counter (PC):**

A register that contains the address of the instruction currently being executed by the IU.

**RED\_state:**

**Reset, Error, and Debug state.** The processor is operating in RED\_state when PSTATE.RED=1.

**restricted:**

An adjective used to describe an address space identifier (ASI) that may be accessed only while the processor is operating in *privileged mode*.

**reserved:**

Used to describe an instruction field, certain bit combinations within an instruction field, or a register field that is reserved for definition by future versions of the architecture. A reserved field should only be written to zero by software. A reserved register field should read as zero in hardware; software intended to run on future versions of SPARC-V9 should not assume that the field will read as zero or any other particular value. Throughout this document, figures illustrating registers and instruction encodings always indicate reserved fields with an em dash '—'.

**reset trap:**

A vectored transfer of control to *privileged* software through a fixed-address reset trap table. Reset traps cause entry into *RED\_state*.

**rs1, rs2, rd:**

The integer register operands of an instruction. *rs1* and *rs2* are the source registers; *rd* is the destination register.

**shall:**

A key word indicating a mandatory requirement. Designers shall implement all such mandatory requirements to ensure inter-operability with other SPARC-V9-conformant products. The key word "must" is used interchangeably with the key word shall.

**should:**

A key word indicating flexibility of choice with a strongly preferred implementation. The phrase “it is recommended” is used interchangeably with the key word should.

**side effect:**

A memory location is deemed to have side effects if additional actions beyond the reading or writing of data may occur when a memory operation on that location is allowed to succeed. Locations with side effects include those that, when accessed, change state or cause external events to occur. For example, some I/O devices contain registers that clear on read, others have registers that initiate operations when read.

**snooping:**

The process of maintaining coherency between caches in a shared-memory bus architecture. All cache controllers monitor (snoop) the bus to determine whether they have a copy of a shared cache block.

**speculative load:**

A load operation (e.g., non-faulting load) that is carried out before it is known whether the result of the operation is required. These accesses typically are used to speed program execution. An implementation, through a combination of hardware and system software, must nullify speculative loads on memory locations that have *side effects*; otherwise, such accesses produce unpredictable results.

**supervisor software:**

Software that executes when the processor is in *privileged mode*.

**TLB hit:**

The desired translation is present in the on-chip TLB.

**TLB miss:**

The desired translation is not present in the on-chip TLB.

**Translation Lookaside Buffer (TLB):**

A hardware cache located within the MMU, which contains copies of recently used translations. Technically, there are separate TLBs for the instruction and data paths; the I-MMU contains the iTLB and the D-MMU the dTLB.

**trap:**

A vectored transfer of control to supervisor software through a table, the address of which is specified by the privileged Trap Base Address (TBA) register.

**unassigned:**

A value (for example, an ASI number), the semantics of which are not architecturally mandated and which may be determined independently by each implementation (preferably within any guidelines given).

**undefined:**

An aspect of the architecture that has deliberately been left unspecified. Software should have no expectation of, nor make any assumptions about, an undefined feature or behavior. Use of such a feature may deliver random results, may or may not cause a trap, may vary among implementations, and may vary with time on a given implementation.

**unimplemented:**

An architectural feature that is not directly executed in hardware because it is optional or is emulated in software.

**unpredictable:**

Synonymous with *undefined*.

**unrestricted:**

An adjective used to describe an address space identifier (*ASI*) that may be used regardless of the processor mode; that is, regardless of the value of `PSTATE.PRIV`.

**virtual address:**

An address produced by a processor that maps all system-wide, program-visible memory. Virtual addresses usually are translated by a combination of hardware and software to physical addresses, which can be used to access physical memory.

**writeback:**

The process of writing a dirty cache line back to memory before it is refilled.

# Bibliography

---



## General References

### Books

[Weaver, David L., editor.] *The SPARC Architecture Manual, Version 8*, Prentice-Hall, Inc., 1992.

Weaver, David L., and Tom Germond, eds. *The SPARC Architecture Manual, Version 9*, Prentice-Hall, Inc., 1994.

IEEE Standard for Binary Floating-Point Arithmetic, IEEE Std 754-1985, IEEE, New York, NY, 1985.

IEEE Standard Test Access Port and Boundary-Scan Architecture, IEEE Std 1149.1-1990, IEEE, New York, NY, 1990.

### Papers

Boney, Joel. "SPARC Version 9 Points the Way to the Next Generation RISC," *Sun-World*, October 1992, pp. 100-105.

Greenley, D., et. al., "UltraSPARC™: The Next Generation Superscalar 64-bit SPARC," 40th Annual CompCon, 1995.

Kaneda, Shigeo. "A Class of Odd-Weight-Column SEC-DED-SbED Codes for Memory System Applications." *IEEE Transactions on Computers*, August 1984.

Kohn, L., et. al., "The Visual Instruction Set (VIS) in UltraSPARC™," 40th annual CompCon, 1995.

Tremblay, Marc. "A Fast and Flexible Performance Simulator for Microarchitecture Trade-off Analysis on UltraSPARC," DAC 95 Proceedings.

Zhou, C., et. al., "MPEG Video Decoding with UltraSPARC Visual Instruction Set," 40th Annual CompCon, 1995.

## *Sun Microelectronics (SME) Publications*

These books and papers are available in printed form, and some are also available through the World Wide Web. See "On Line Resources" below for information about the SME WWW pages.

### *Data Sheets*

*UltraSPARC-I Data Sheet (STP1030).*

*UltraSPARC-I Data Buffer (UDB) Data Sheet (STP1080).*

*UltraSPARC-I Crossbar Switch (XBI) Data Sheet (STP2230SOP).*

*UltraSPARC-I UPA-To-SBUS Interface Data Sheet (STP2220BGA).*

*UltraSPARC-I Reset/Interrupt/Clock Controller Data Sheet (STP2210QFP).*

*UltraSPARC-I Uniprocessor System Controller Data Sheet (STP2200BGA).*

*UltraSPARC-I UPA Modules Data Sheet (STP5110).*

*UltraSPARC-II Data Sheet (STP1031).*

*UltraSPARC-II Data Buffer (UDB) Data Sheet (STP1081).*

*UltraSPARC-II UPA Modules Data Sheet (STP5211).*

### *User's Guides*

*UltraSPARC User's Guide (STP1030-UG).*

*UltraSPARC-I Crossbar Switch (XBI) User's Guide (STP2230SOP-UG).*

*UltraSPARC-I UPA-To-SBUS Interface User's Guide (STP2220BGA-UG).*

*UltraSPARC-I Reset/Interrupt/Clock Controller User's Guide (STP2210QFP-UG).*

*UltraSPARC-I Uniprocessor System Controller User's Guide (STP2200BGA-UG).*

### *Other Materials*

*UltraSPARC: The Net Engine Brochure (STB0090).*

*UltraSPARC Nested Trap Whitepaper (STB0045).*

*UltraSPARC Evaluating Processor Performance* Whitepaper (STB0014).

*UltraSPARC-II Advanced Branch Prediction and Single Cycle Following* Whitepaper (STB0023).

*UltraSPARC-II Advanced Memory Structure* Whitepaper (STB0022).

*UltraSPARC-II* Whitepaper (STB0114).

*UltraSPARC-II Prefetch* Whitepaper (STB0116).

*UltraSPARC-II Multiple Outstanding Requests* Whitepaper (STB0117).

## *How to Contact SME*

Sun Microelectronics (SME) is a division of:

Sun Microsystems, Inc.  
2550 Garcia Avenue  
Mountain View, CA, U.S.A. 94043  
Phone: (408) 774-8545  
FAX: (408) 774-8537

## *On Line Resources*

The Sun Microelectronics WWW page is located at:

<http://www.sun.com/sparc>

It contains the latest information about the entire UltraSPARC product line, including HTML and Postscript copies of the UltraSPARC-I and UltraSPARC-II data sheets.





## A

- A Class instructions **296**
- ACC field of SPARC-V8 Reference MMU PTE 44
- accesses
  - diagnostic ASI 29
  - I/O 33
  - with side-effects 31, 257 to 258
- Accumulated Exception (aexc) field of FSR register 245, **247**
- active test data register 334
- ADDR\_VALID pin 339
- Addr\_Valid signal 84 to 86, **88**
  - asserted for first cycle of two-cycle packet 88
  - deasserted for second cycle of two-cycle packet 88
  - driven by UltraSPARC-I 88
  - during reset 88
  - last state 84
  - maintained by holding amplifiers 88
  - rules for assertion and deassertion **88**
- address
  - physical 21
- address alias 17, 24, 146
  - illegal 28
- address generation adder 6
- Address Mask 240
- Address Mask (AM) field of PSTATE register 48 to 49, 51, 145, 167, 220, 238 to 239
- Address Space Identifier (ASI) 145 to 146, 255, 357
- address translation
  - virtual-to-physical 21 to 22
- ADR\_VLD signal 342
- alias **357**
  - address 17, 28
  - boundary 28
  - boundary, minimum 28
  - of prediction bits, *illustrated* 265
- alignaddr\_offset field of GSR register **198**, 214
- ALIGNADDRESS instruction 198, 214
- ALIGNADDRESS\_LITTLE instruction 198, 214
- aligning branch targets **262**
- alignment instructions 214
- Alternate Global Registers 252
- AM, see *Address Mask (AM) field of PSTATE register*
- Ancillary State Register (ASR) 156
- annex register file 14
- annulled slot **268**
- arbiter logic 84
- arbitration 87
  - conflict 274
  - cycle 87
  - E-Cache 283
  - protocol 85
  - protocol, features 85
  - protocol, SYSADDR bus **84**
- Arithmetic and Logic Unit (ALU) 7, 14
- ARRAY16 instruction 222
- ARRAY32 instruction 222

ARRAY8 instruction 222  
 ASI field of SFSR register **58**  
 ASI, see *Alternate Space Identifier (ASI) field of SFSR register*  
 ASI\_AS\_IF\_USER\_PRIMARY 34, 50  
 ASI\_AS\_IF\_USER\_PRIMARY\_LITTLE 34  
 ASI\_AS\_IF\_USER\_SECONDARY 34, 50  
 ASI\_AS\_IF\_USER\_SECONDARY\_LITTLE 34  
 ASI\_ASYNC\_FAULT\_ADDRESS 183  
 ASI\_ASYNC\_FAULT\_STATUS 181  
 ASI\_BLK\_COMMIT\_PRIMARY 28 to 29  
 ASI\_BLK\_COMMIT\_SECONDARY 28 to 29  
 ASI\_DCACHE\_DATA 314  
 ASI\_DCACHE\_TAG 314  
 ASI\_ECACHE 315  
 ASI\_ECACHE\_TAG\_DATA 316 to 317  
 ASI\_ESTATE\_ERROR\_EN\_REG 179  
 ASI\_ICACHE\_INSTR 310, 312 to 314  
 ASI\_ICACHE\_PRE\_DECODE 311  
 ASI\_ICACHE\_PRE\_NEXT\_FIELD 312  
 ASI\_ICACHE\_TAG 310  
 ASI\_INTR\_DISPATCH\_STATUS 161, 164 to 165  
 ASI\_INTR\_RECEIVE 162, 165 to 166  
 ASI\_LSU\_CONTROL\_REGISTER 306  
 ASI\_NUCLEUS 34, 50, 53  
 ASI\_NUCLEUS\_LITTLE 34, 53  
 ASI\_PHYS\_\* 54  
 ASI\_PHYS\_BYPASS\_EC\_WITH\_EBIT 49, 54, 59, 68  
 ASI\_PHYS\_BYPASS\_EC\_WITH\_EBIT\_LITTLE 49, 68  
 ASI\_PHYS\_USE\_EC 19, 34, 68  
 ASI\_PHYS\_USE\_EC\_LITTLE 34, 68  
 ASI\_PRIMARY 34, 53, 58  
 ASI\_PRIMARY\_LITTLE 34, 53, 58  
 ASI\_PRIMARY\_NO\_FAULT 36, 42, 49 to 51  
 ASI\_PRIMARY\_NO\_FAULT\_LITTLE 36, 42, 49, 51  
 ASI\_REG Ancillary State Register (ASR) **156**  
 ASI\_SDB\_INTR 164 to 165  
 ASI\_SDBH\_CONTROL\_RE 185  
 ASI\_SDBH\_ERROR\_REG 184  
 ASI\_SDBL\_CONTROL\_REG 185

ASI\_SDBL\_ERROR\_REG 184  
 ASI\_SECONDARY 34  
 ASI\_SECONDARY\_LITTLE 34  
 ASI\_SECONDARY\_NO\_FAULT 36, 42, 49 to 51  
 ASI\_SECONDARY\_NO\_FAULT\_LITTLE 36, 42, 49, 51  
 ASIs that support atomic accesses 34  
 Asynchronous Fault Address Register (AFAR) 175, 178, **182**  
 Asynchronous Fault Status Register 122  
 Asynchronous Fault Status Register (AFSR) 175 to 176, 178, **180 to 181**  
     non-sticky bit overwrite policy 185  
 atomic  
     accesses with non-faulting ASIs 35  
 atomic accesses **34**  
     supported ASIs 34  
 atomic instructions  
     in cacheable domain 34  
 atomic load-store instructions 29  
 avoiding the bus turn-around penalty **278**

## B

back-to-back cacheable store misses 295  
 band interleaved images 196  
 band sequential images 196  
 bandwidth  
     load 82  
     peak store 82  
 big-endian byte order 145, 226  
 bit vector concatenation 11  
 block commit store 18  
 block copy inner loop  
     pseudo-code **234**  
 block load 9, 292  
 block load instructions 3, 19, 29, 38, 230  
 block memory access 325  
 block memory operations 250  
 block store 9, 292, 294 to 295  
 block store instructions 3, 19, 38  
 block transfer ASIs 231  
 block transfers 75

board-level interconnect testing and diagnosis 329

boundary scan register **336**

boundary scan 329

boundary scan chain 334

boundary scan register 334 to 335

branch

- mispredicted 14
- predicted not taken 287
- predicted taken 287

branch history 6

branch prediction 13, **267**

- likely not taken state 268
- likely taken state 268

branch prediction logic 5

branch target alignment **262**

branch transformation to reduce mispredicted branches

- illustrated* 271

BST, see *Number of Block Stores (BST) subfield of UPA\_CONFIG register*

bus error 39, 182

- during exit from RED\_state 170

Bus Error (BERR) field of AFSR **181**

bus errors 38

bus timeout error 182

bus turn-around 278

bus turn-around penalty

- avoiding 278

bus turn-around time 278

BUSY bit 117

BUSY field of ASI\_INTR\_DISPATCH\_STATUS register 161, 164

BUSY, see *BUSY field of ASI\_INTR\_DISPATCH\_STATUS register*

bypass ASI 54, 146, 305

byte granularity 279

Byte Mask 110, 142

BYTE\_WE\_L signals 341

Bytemask field 142

BYTEWE\_L pins 340

## C

C Stage 276, 290, 292

C stage 269

cache

- direct mapped 274
- external 18
- flushing 28
- inclusion 28
- level-1 27
- level-2 27
- set-associative 274
- write-back 27

Cache Access (C) Stage **14**

- illustrated* 11

cache coherence

- state transitions **95**
- without Dtags **101**

cache coherence (sequence with Dtags) 99

cache coherence model **98**

- using duplicate tags (Dtags) *illustrated* 99

cache coherence protocol 30, 74, **94**

- state diagram *illustrated* 95
- transitions allowed **97**
- write-invalidate 98

cache coherency 8

cache coherent transactions **102**

cache flush

- software 29

cache line 6

- dirty 362
- invalidating 29

cache miss 290

- impact **4**

cache timing **292**

cacheable accesses 18, 30, 291, 294

cacheable after non-cacheable accesses 258

cacheable domain 34

Cacheable in Physically Indexed Cache (CP) field of TTE **43, 257**

Cacheable in Physically Indexed Cache (PC) field of TTE 248

Cacheable in Virtually Indexed Cache (CV) field of TTE **43**

cacheable store 295

- cacheable store misses
  - back-to-back 295
- caching
  - TSB 45
- CANRESTORE Register 240, 285
- CANSAVE Register 240, 285
- capacity misses 275
- CAS instruction 35
- CEEN, see *Correctable Error Enabled (CEEN) field of ASI\_ESTATE\_ERROR\_EN\_REG register*
- cexc, see *Current Exception (cexc) field of FSR register*
- class
  - 0 126
- Class 0 P\_REQ transaction 92
- Class 1 P\_REQ transaction 92
- CLE, see *Current Little Endian (CLE) field of PSTATE register*
- clean window 240, 357
- clean\_window* trap 159, 240
- CLEANWIN Register 240, 285
- CLEANWIN register 240
- CLEAR\_SOFTINT Ancillary State Register (ASR) 167
- CLEAR\_SOFTINT register 157, 167
- CLKA pin 340
- CLKA signal 342
- CLKB pin 340
- CLKB signal 342
- Clock Mode (CLK\_MODE) field of UPA\_CONFIG register 154
- code space
  - dynamically modified 34
- coherence 74, 357
  - cache 94
  - unit of 30
- coherence domain 30, 113 to 115
- coherence protocol 8
- coherency 361
  - cache 30
  - I-Cache 18
- coherency domain 94
- coherency protocol
  - modified, own, exclusive, shared, invalid (MOESI) 8
- coherency transactions
  - in power-down mode 327
- coherent P\_REQ 92
- Coherent P\_REQ transaction
  - packet format *illustrated* 140
- coherent read hit
  - timing 79
- coherent read hit timing
  - illustrated* 79
- Coherent S\_REQ transaction
  - packet format *illustrated* 140
- coherent write hit timing
  - E to M state transition - *illustrated* 82
  - to M state line - *illustrated* 81
- color
  - virtual 28
- completion
  - out-of-order 3
- concatenation of bit vectors
  - symbol 11
- COND\_CODE\_REG Ancillary State Register (ASR) 156
- condition codes
  - generation 14
- condition-code-setting
  - dedicated hardware 284
- conflict-misses 275
- consistency 357
- consistency between code and data spaces 34
- context 357, 359
- Context field of TTE 41
- Context ID (CT) field of SFSR register 59
- context register 52
- Context, see *Context field of TTE*
- Context\_ID, see *Context\_ID field of SFSR register*
- Control Transfer Instruction (CTI) 287
- control transfer instruction (CTI) 287
- conventions
  - textual 11
- Copyback transaction 106, 116, 119 to 120, 141
- CopybackGotoSstate transaction 141
- CopybackInvalidate transaction 107, 141

- copybacks
    - cache line 77, 357
  - CopybackToDiscard transaction **108**, 141
  - Copy-Out Parity Error (CP) field of AFSR **181**
  - Correctable ECC Error (CE) field of AFSR **181**
  - correctable error 179
  - Correctable Error Enabled (CEEN) field of ASI\_
    - ESTATE\_ERROR\_EN\_REG register **180**
  - correctable memory ECC error 182
    - correctable\_ECC\_error* trap 180
    - corrected\_ECC\_error* trap 159, 178
  - cost of mispredicted branch
    - illustrated* 271
  - counter field of TICK register 239
  - counter, see *counter field of TICK register*
  - CP, see *Cacheable in Physically Indexed Cache (CP) field of TTE*
  - CPI **358**
  - CPI, see *cycles per instruction (CPI)*
  - cross call 253, **358**
  - cross-block scheduling 4
  - CT, see *Context ID (CT) field of SFSR register*
  - CTI couple 265
  - CTI couples **270**
  - Current Driver **86 to 88**
  - current driver 84
  - Current Exception (cexc) field of FSR
    - register 243, 245, **247**
  - Current Little Endian (CLE) field of PSTATE
    - register 58
  - current memory model 255
  - current window **358**
  - Current Window Pointer 358
  - CV, see *Cacheable in Virtually Indexed Cache (CV) field of TTE*
  - CWP Register 171, 236, 240
  - cycles per instruction (CPI) **4**
- D**
- D0, see *Data 0 (D0) field of PIC register*
  - D1, see *Data 1 (D1) field of PIC register*
  - Data 0 (D0) field of PIC register **320**
  - Data 1 (D1) field of PIC register **320**
  - data alignment 7, **273**
  - data byte addresses within quadword
    - illustrated* 76
  - Data Cache (D-Cache) **8**, 14
    - hiding misses **8**
    - illustrated* 5
    - miss **8**
  - data cache hit 14
  - data cache miss 14
  - data parity error 179
  - data parity syndrome 181
  - Data Translation Lookaside Buffer (dTLB) 5, 8, 17
    - illustrated* 5
  - data watchpoint **305**
    - physical address 49, 306
    - virtual address 49, 305
  - data\_access\_error* exception 122
  - data\_access\_error* trap 159, 176 to 180
  - data\_access\_exception* trap 31, 34 to 36, 42, 44, 47 to 51, 54, 56, 58, 64, 146 to 147, 152, 159, 164 to 165, 226, 229, 231, 235, 239, 248, 252, 303, 310
  - data\_access\_MMU\_miss* trap 46, 48, 248
  - data\_access\_protection* trap 44, 48 to 49
  - Data\_Stall 292
  - DATA\_STALL pin 339
  - DATA\_STALL signal 342
  - Data\_Stall signal 75, 124 to 125
    - rules for asserting **124**
    - timing 124
  - DataTranslation Lookaside Buffer (dTLB) 170
  - DC, see *D-Cache Enable (DC) field of LSU\_Control\_Register*
  - DC\_SPARE signal 342
  - D-Cache 18, 39, 94, 170, 177, 274, 276 to 279, 293 to 294, 324
    - access statistics 323
    - arbitration 293, 295
    - array access 276
    - as write-through 77
    - bypassing 275
    - enable bit 18
    - flush 29
    - hit 291

- hit rate 274
- hit timing **292**
- latency (pin-to-pin) 275
- line 273 to 274
- load hit 292 to 293
- load miss 292
- logical organization *illustrated* 272
- miss 291, 324
- miss load 293
- misses 274 to 275, 279
- organization **272**
- read hit 324
- sub-block 273 to 274
- tag access 276
- D-Cache Data Access Address
  - illustrated* 314
- D-Cache Data Access Data
  - illustrated* 314
- D-Cache Enable (DC) field of LSU\_Control\_Register 177, **307**
- D-Cache miss, E-Cache hit timing
  - illustrated* 275
- D-Cache Tag/Valid Access Address
  - illustrated* 314
- D-Cache Tag/Valid Access Data
  - illustrated* 315
- D-Cache timing **273**
- DCTI couple 283
- dead cycle
  - for S\_REPLY assertion 128
- deadlock avoidance 162
- Decode (D) Stage **13**
  - illustrated* 11
- default byte order 145
- deferred errors 33, 176 to 177
- deferred traps 40, 175, 236
- delay slot 287, 290
  - and instruction fetch **263**
  - annulled 289
- delayed control transfer instruction
  - delay slot 39
- delayed control transfer instruction (DCTI) 287
  - delay slot of 288
- delayed return mode 291 to 293
- demap **358**
- Demap Context operation 67
- dependency
  - load use 269
- dependency checking 289
- destination register 360
- Diag, see *Diagnostics (Diag) field of TTE*
- Diagnostic (Diag) field of TTE **43**
- diagnostic accesses
  - I-Cache 50
- diagnostic ASI accesses 29
- diagnostics control and data registers 303
- Direct Pointer Register 63
- direct-mapped cache 23, 274
- dirty cache line 362
- Dirty Lower (DL) field of FPRS register 244
- Dirty Upper (DU) field of FPRS register 244
- dirty victim 119
- dirty victim read 130
- dirty victimized block 104, 114
- disabled MMU 248
- dispatch **358**
- Dispatch Control Register **303**
  - illustrated* 304
- DISPATCH\_CONTROL\_REG register 157, 303
- Dispatch0 322
- displacement flush 28 to 29, 177, 327
- disrupting errors **178**
- disrupting traps 175
- distributed arbitration protocol 85
- divider 7
- division algorithm **241**
  - division\_by\_zero* trap 159
- DL, see *Dirty Lower (DL) field of FPRS register*
- DM, see *Enable D-MMU (DM) field of LSU\_Control\_Register*
- DMA transfers 18
- D-MMU 48, 50, 52
- D-MMU Enable bit 54
- D-MMU enable bit 19
- D-MMU Primary Context register 52
- DOE\_L pin 340
- DOE\_L signal 341
- domains

- cacheable and noncacheable 33
- DONE instruction 39, 252, 307
- DSYN\_WR\_L pin 340
- DSYN\_WR\_L signal 341
- Dtags 98
- Dtags (coherence sequence without them) 101
- Dtags (coherence sequence) 99
- DU, see *Dirty Upper (DU) field of FPRS register*
- DVP (Dirty Victim Pending) bit 102 to 104, 128, 142
  - undefined for ReadToDiscard 104
- DWE\_L signal 79
- dynamic branch prediction
  - state diagram *illustrated* 268, 313
- Dynamic Set Prediction **309**
- dynamically modified code space 34

## E

- E Stage 290 to 294
  - stalls 291
- E, see *Side Effect (E) field of TTE*
- E-Cache 18 to 19, 29, 39, 73 to 74, 94, 106 to 108, 128, 170, 175 to 181, 185, 224, 266 to 267, 274 to 275, 277 to 279, 283, 292, 324
  - access statistics 323
  - arbitration 293, 295
  - back-to-back misses 293
  - bus arbitration 266
  - data part 73
  - diagnostics access **315**
  - executing code from **266**
  - flush 28
  - hit 283
  - inclusion **94**
  - line 274
  - miss 293, 295
  - parity error 176
  - scheduling **275**
  - SRAM 291, 294
  - tag part 73
  - update 257
- E-Cache and UDB interaction 76
- E-Cache client transactions
  - relative priorities 77
- E-Cache clients 77
- E-Cache coherence states
  - defined* 94
- E-Cache coherency
  - system responsibility 94
- E-Cache Data Access Address
  - illustrated* 315
- E-Cache Data Access Data
  - illustrated* 316
- E-Cache Data Parity Error (EDP) field of AFSR **181**
- E-Cache Data RAM 77
- E-Cache Data RAM
  - illustrated* 10
- E-Cache Error Enable Register 175, 178 to 179
- E-Cache flush
  - in power-down mode 327
- E-Cache Limit (ELIM) field of UPA\_CONFIG register **155**
- E-Cache SRAM Mode (ES) field of UPA\_CONFIG register(IxMain) 155
- E-Cache Tag Access Address
  - illustrated* 316
- E-Cache tag parity error 175
- E-Cache Tag Parity Error (ETP) field of AFSR **181**
- E-Cache tag parity errors 178
- E-Cache Tag Parity Syndrome Error (ETS) field of AFSR **181**
- E-Cache Tag RAM 77
- E-Cache Tag RAM
  - illustrated* 10
- E-Cache tag/State Access Data
  - illustrated* 317
- E-Cache tags
  - nonuniform copy 98
  - parity error 119
- ECACHE\_22\_MODE pin 340
- ECAD pins 340
- ECAD signals 79 to 81, 341
- ECAT pins 340
- ECAT signal 79
- ECAT signals 341
- ECC error 177 to 179, 182
- ECC syndrome 184, 186
- ECC\_Valid field of UPA\_PORT\_ID register **153**

EDATA pins 338 to 339  
 EDATA signals 341, 343  
 edge handling instructions 219  
 edge mask encoding **220**  
     little-endian **221**  
 EDGE16 instruction 219  
 EDGE16L instruction 219  
 EDGE32 instruction 219  
 EDGE32L instruction 219  
 EDGE8 instruction 219  
 EDGE8L instruction 219  
 EDPAR pins 338 to 339  
 EDPAR signals 341, 343  
 Enable D-MMU (DM) field of LSU\_Control\_Register 19, **307**  
 Enable Floating-Point (PEF) field of PSTATE register 198, 304  
 Enable I-MMU (IM) field of LSU\_Control\_Register **307**  
 endianness 42  
 Energy Star compliance 327  
 enhanced security environment 240  
 EPD pin 338, 341  
 EPD signal 342  
 Error Correcting Code (ECC)  
     generated and checked by UDB 76  
 Error Correcting Code (ECC) byte addresses  
     within quadword  
     *illustrated* 76  
 Error Correction Code (ECC) 75  
     generation and checking **10**  
 error correction code (ECC) 18  
 error\_state 169, 236  
 error\_state processor state **171**  
 ESTATE\_ERR\_EN Register 170  
 ESTATE\_ERR\_EN register 252  
 Exclusive (E) state 80 to 82  
 Execute (E) Stage 14  
     *illustrated* 11  
 Execution (E) Stage **14**  
 EXPAND instruction 206  
 EXT\_EVENT signal 342 to 343  
 extended (non-SPARC-V9) ASIs **147**

extended floating-point pipeline 11  
 extended instructions 3, 253  
 Extended Interrupt Target ID **117**  
 external cache 4, 18  
 External Cache (E-Cache) **8, 14**  
 External Cache Unit (ECU) **8**  
     *illustrated* 5  
 external power-down (EPD) signal 196, 328  
 External Reset pin 169  
 Externally Initiated Reset (XIR) 169, 171, 239  
*externally\_initiated\_reset* trap 158

## F

FALIGNDATA instruction 214, 228  
 false errors 176  
 FAND instruction 215  
 FANDNOT1 instruction 215  
 FANDNOT1S instruction 215  
 FANDNOT2 instruction 215  
 FANDNOT2S instruction 215  
 FANDS instruction 215  
*fast\_data\_access\_MMU\_miss* trap 47 to 48, 60, 159  
*fast\_data\_access\_protection* trap 47 to 48, 63, 159, 252  
*fast\_instruction\_access\_MMU\_miss* trap 47 to 48, 60, 159, 252  
 fatal errors **175**  
 Fatal Errors (P\_FERR) 119, 130  
 Fault Address field of SFAR **61**  
 Fault Type (FT) field of SFSR register 31, 34 to 36, **58, 248, 303, 310**  
 Fault Type (ft) field of SFSR register 49  
 Fault Valid (FV) field of SFSR register **60**  
 Fault\_Address, see *Fault\_Address field of SFAR register*  
*fcc*, see *Floating-Point Condition Code (fcc) field of FSR register*  
*fcc0*, see *Floating-Point Condition Code 0 (fcc0) field of FSR register*  
*fcc1*, see *Floating-Point Condition Code 1 (fcc1) field of FSR register*  
*fcc2*, see *Floating-Point Condition Code 2 (fcc2) field of FSR register*

- fcc3, see *Floating-Point Condition Code 3 (fcc3) field of FSR register*
- fccN **358**
- FCMPEQ instruction 218
- FCMPEQ16 instruction 217
- FCMPEQ32 instruction 217
- FCMPGT instruction 218
- FCMPGT16 instruction 217
- FCMPGT32 instruction 217
- FCMPLE instruction 218
- FCMPLE16 instruction 217
- FCMPLE32 instruction 217
- FCMPNE instruction 218
- FCMPNE16 instruction 217
- FCMPNE32 instruction 217
- FEF, see *FPU Enabled (FEF) field of FPRS register*
- Fetch (F) Stage **13**  
*illustrated 11*
- FEXPAND instruction 200
- FEXPAND operation  
*illustrated 206*
- fill\_n\_normal* trap 159
- fill\_n\_other* trap 159
- floating-point and graphics instruction classes 295
- floating-point and graphics instructions latencies **299**
- Floating-Point and Graphics Unit (FGU) 13 to 15
- floating-point condition code 358
- Floating-Point Condition Code (fcc) field of FSR register in SPARC-V8 245
- Floating-Point Condition Code 0 (fcc0) field of FSR register **245**
- Floating-Point Condition Code 1 (fcc1) field of FSR register **245**
- Floating-Point Condition Code 2 (fcc2) field of FSR register **245**
- Floating-Point Condition Code 3 (fcc3) field of FSR register **245**
- floating-point condition codes 296
- floating-point deferred trap queue (FQ) 247
- floating-point exception **358**
- floating-point exception handling 243
- floating-point IEEE-754 exception **358**
- floating-point multiplier 297
- floating-point pipeline 7, 11
- floating-point queue 11
- floating-point register file 14 to 15, 19
- Floating-Point Registers State (FPRS) Register 244
- floating-point square root 243
- floating-point store 295
- floating-point trap type **358**
- Floating-Point Trap Type (ftt) field of FSR register **246, 358**
- Floating-Point Unit (FPU) 7  
*illustrated 5*
- flush
  - D-Cache 29
  - displacement 28
- FLUSH instruction 32, 34, 39, 247, 307
- FM, see *Force Parity Error Mask (FM) field of LSU\_Control\_Register*
- FMUL16x16 instruction 208
- FMUL8SUx16 operation  
*illustrated 211*
- FMUL8ULx16 operation  
*illustrated 212*
- FMUL8x16 instruction 208
- FMUL8x16 operation  
*illustrated 209*
- FMUL8x16AL instruction 208
- FMUL8x16AL operation  
*illustrated 210*
- FMUL8x16AU instruction 208
- FMUL8x16AU operation  
*illustrated 210*
- FMULD16x16 instruction 208
- FMULD8SUx16 operation  
*illustrated 212*
- FMULD8ULx16 operation  
*illustrated 213*
- FNAND instruction 215
- FNANDS instruction 215
- FNOR instruction 215
- FNORS instruction 215
- FNOT1 instruction 215

FNOT1S instruction 215  
 FNOT2 instruction 215  
 FNOT2S instruction 215  
 FONE instruction 215  
 FONES instruction 215  
 fonts  
     textual conventions 11  
 FOR instruction 215  
 Force Parity Error Mask (FM) field of LSU\_  
     Control\_Register **307**  
 formation of TSB pointers  
     *illustrated* 70  
 FORNOT1 instruction 215  
 FORNOT1S instruction 215  
 FORNOT2 instruction 215  
 FORNOT2S instruction 215  
 FORS instruction 215  
*fp\_disabled* trap 157, 159, 198, 200 to 201, 208, 215,  
     217 to 218, 222, 226, 228 to 229, 231, 304  
*fp\_disabled\_ieee\_754* trap 159  
*fp\_exception\_ieee\_754* trap 242, 246  
*fp\_exception\_other* trap 159, 235, 242, 244, 246  
 FP\_STATUS\_REG Ancillary State Register  
     (ASR) **156**  
 FPACK16 instruction 200 to 201  
 FPACK16 operation  
     *illustrated* 202  
 FPACK32 instruction 200, 203  
 FPACK32 operation  
     *illustrated* 204  
 FPACKFIX instruction 197, 200, 204  
 FPACKFIX operation  
     *illustrated* 205  
 FPADD16 instruction 199  
 FPADD16S instruction 199 to 200  
 FPADD32 instruction 199  
 FPADD32S instruction 199 to 200  
 FPMERGE instruction 200  
 FPMERGE operation  
     *illustrated* 207  
 FPRS Register 285  
 FPSUB16 instruction 199  
 FPSUB16S instruction 199 to 200

FPSUB32 instruction 199  
 FPSUB32S instruction 199 to 200  
 FPU Enabled (FEF) field of FPRS register 198,  
     304  
*FQ*, see *floating-point deferred trap queue (FQ)* 247  
 frame buffer 278  
 FSRC1 instruction 215  
 FSRC1S instruction 215  
 FSRC2 instruction 215  
 FSRC2S instruction 215  
*ft*, see *Fault Type (FT) field of SFSR register*  
*ftt*, see *Floating-Point Trap Type (ftt) field of FSR*  
     *register*  
 functional units 3  
*FV*, see *Fault Valid (FV) field of SFSR register*  
 FXNOR instruction 215  
 FXNORS instruction 215  
 FXOR instruction 215  
 FXORS instruction 215  
 FZERO instruction 215  
 FZEROS instruction 215

## G

G Stage 290, 292, 294, 297  
     stall 298  
     stall counts **322**  
*G*, see *Global (G) field of TTE*  
 Global (G) field of TTE **41, 44**  
 global registers 7  
     alternate 7  
     interrupt 7  
     MMU 7  
     normal 7  
 global visibility 33  
 global visibility of memory accesses **31**  
 granularity  
     byte **279**  
     sub\_block **279**  
 GRAPHIC\_STATUS\_REG register 157  
 graphics data format  
     8-bit **196**  
     fixed (16-bit) **197**  
 graphics data formats 196

graphics instructions 293  
 Graphics Status Register (GSR) 197, 304  
 Graphics Unit (GRU) 7  
   *illustrated* 5  
 Group (G) Stage  
   *illustrated* 11  
 group break 287  
 Grouping (G) Stage 13  
 grouping rules  
   general 282

## H

hardware errors  
   fatal 40  
 hardware interrupts 253  
 hardware table walking 47  
 hardware\_error floating-point trap type 246, 358  
 hiding cache misses 8  
 high-water mark  
   for stores 278

## I

I/O devices 278  
 I/O access 38  
 I/O accesses 33  
 I/O control registers 30  
 I/O memory 256  
 IC, see *I-Cache Enable (IC) field of LSU\_Control\_*  
   *Register*  
 I-Cache 17, 94, 170, 177, 266, 277, 306, 309  
   access statistics 323  
   disabled in RED\_state 169  
   flush 28  
   miss 283, 324  
   miss latency 267  
   miss processing 313  
   utilization 270  
 I-Cache coherency 18  
 I-Cache diagnostic accesses 50  
 I-Cache Enable (IC) field of LSU\_Control\_  
   Register 177, 306  
 I-Cache hit 17  
 I-Cache Instruction Access Address 310

*illustrated* 310  
 I-Cache Instruction Access Data 310  
   *illustrated* 310  
 I-Cache miss processing 265  
 I-Cache organization 262  
   *illustrated* 262, 309  
 I-Cache Predecode Field Access Address 311  
   *illustrated* 311  
 I-Cache Predecode Field Access Data 311  
 I-Cache Predecode Field LDDA Access Data  
   *illustrated* 311  
 I-Cache Predecode Field STXA Access Data  
   *illustrated* 311  
 I-Cache Tag/Valid Access Address  
   *illustrated* 310  
 I-Cache Tag/Valid Access Data  
   *illustrated* 311  
 I-Cache Tag/Valid Field Access Address 310  
 I-Cache Tag/Valid Field Access Data 311  
 I-Cache timing 265  
 ICRF, see *Integer Core Register File (ICRF)*  
 ID, see *Module Identification (ID) field of UPA\_*  
   *PORT\_ID register*  
 IE, see *Interrupt Enable (IE) field of PSTATE register*  
 IEEE Std 1149.1-1990 329  
 IEEE Std 754-1985 245  
 IEEE\_754\_exception floating-point trap  
   type 246, 358  
 IEU<sub>0</sub> pipeline 284  
 IEU<sub>1</sub> pipeline 284  
 IG, see *Interrupt Global (IG) field of PSTATE register*  
 illegal address aliasing 28  
*illegal\_instruction* trap 156 to 157, 159, 167, 226, 231,  
   235, 238, 247 to 249, 253  
 ILLTRAP instructions 235  
 IM, see *Enable I-MMU (IM) field of LSU\_Control\_*  
   *Register*  
 image compression algorithms 3  
 image processing 3  
   two-dimensional 7  
   two-dimensional 7  
 I-MMU 52  
   disabled in RED\_state 169  
 I-MMU disabled 38

- I-MMU Enable bit 54
- IMPDEP1 instruction 199
- impl field of VER register **241**
- impl, see *Implementation (impl) field of VER register*
- implementation dependency **10**
- implementation-dependent **358**
- inclusion 28
- Incoming Interrupt Vector Data registers 116
- Incoming System Address Parity Error (ISAP) field of AFSR **181**
- Incoming UPA Transaction Error Enable (ISAPEN) field of ASI\_ESTATE\_ERROR\_EN\_REG register **180**
- initialization requirements 170
- instruction alignment for grouping logic **263**
- instruction breakpoint 305
- Instruction Buffer **6**, 13  
*illustrated 5*
- instruction buffer 265, 267, 273, 282 to 283, 285, 288
- Instruction Cache (I-Cache) 13  
*illustrated 5*
- Instruction Cache (I-Cache) **6**  
miss **8**
- instruction dispatch 283, 304
- instruction grouping
  - anti-dependency constraints 282
  - input dependency constraints 282
  - output dependency constraints 282
  - read-after-write dependency constraints 282
  - write-after-read dependency constraints 282
  - write-after-write dependency constraints 282
- instruction prefetch 34
  - to side-effect locations 38
  - when exiting RED\_state 39
- instruction pre-fetch buffers 34
- instruction set architecture **358**
- instruction termination **15**
- Instruction Translation Lookaside Buffer (iTLB) 5, 8, 170  
*illustrated 5*
- instruction Translation Lookaside Buffer (iTLB) 17
- Instruction Translation Lookaside Buffer (iTLB) misses **267**
- instruction\_access\_error* exception 122
- instruction\_access\_error* trap 39, 158, 170, 176, 178 to 180, 252
- instruction\_access\_exception* trap 44, 47 to 48, 54, 58, 158, 238 to 239
- instruction\_access\_MMU\_miss* trap 46, 48, 58, 60
- instructions
  - block load 3
  - block store 3
- instructions per cycle (IPC) **3**
- INT\_DIS, see *Interrupt Disable (INT\_DIS) field of TICK\_CMPR register*
- Integer Core Register File (ICRF) **13**
- integer divider 7
- integer division 241
- Integer Execution Unit (IEU) 284
  - pipelines 284
- Integer Execution Unit (IEU) 7  
*illustrated 5*
- integer multiplication 241
- integer multiplier 7
- integer pipeline 7, 11
- integer register file 15, 240, 284
- interconnect master 102
  - UltraSPARC-I **74**
- interconnect packet formats **138**
- interconnect packet types  
*illustrated 139*
- interconnect slave
  - UltraSPARC-I **75**
- interconnect transaction 93
  - class bit 141
- interconnect transaction type encodings **141**
- interconnect transactions **92**
- interconnect\_ECC\_Valid signal 123
- interconnection topology 84
- interleaved D-Cache hits and misses to same sub-block **277**
- interlocks 13

internal ASI 39, 146, 177, 291, 294  
     store to 39  
 internal ASIs 39  
 internal cache coherency  
     UltraSPARC-I responsibility 94  
 interprocessor call 358  
 Interrupt (P\_INT\_REQ) 116  
 Interrupt Disable (INT\_DIS) field of TICK  
     register 250  
 Interrupt Disable (INT\_DIS) field of TICK\_CMPR  
     register 166  
 interrupt dispatch  
     pseudo-code 162  
 Interrupt Enable (IE) field of PSTATE  
     register 116, 250  
 Interrupt Global registers 252  
 interrupt global registers 163, 251  
 Interrupt Global Registers (IGR) 163  
 Interrupt Globals (IG) field of PSTATE  
     register 163, 251 to 252  
 interrupt packet 253  
 interrupt packets 76  
 interrupt receive  
     pseudo-code 163  
 interrupt receiver  
     UltraSPARC-I as 75  
 Interrupt Request Register 122  
 Interrupt Target ID 116  
 Interrupt transaction 141  
 Interrupt Vector 78  
 interrupt vector 161, 328  
 interrupt vector dispatch 161  
 Interrupt Vector Dispatch Register 117, 122, 161  
 interrupt vector dispatch register 164  
 interrupt vector dispatch status register 164  
 interrupt vector receive 162  
 Interrupt Vector Receive Register 117  
 interrupt vector receive register 165  
 interrupt vector transmission 180  
 Interrupt Vector Uncorrectable Error (IVUE) field  
     of AFSR 181  
 interrupt vectors  
     in power-down mode 327  
 INTERRUPT\_GLOBAL\_REG register 158

*interrupt\_level\_n* trap 159  
*interrupt\_vector* trap 116, 159, 162 to 163, 252  
 interrupter  
     UltraSPARC-I as 75  
 invalid\_fp\_register floating-point trap type 246,  
     358  
 Invalidate transaction 106, 141  
 invalidating a cache line 29  
 Invert Endianness (E) field of TTE 42  
 Invert Endianness (IE) bit 146  
 ISA 358  
 ISAPEN, see *Incoming System Error Enabled*  
     (*ISAPEN*) field of *ASI\_ESTATE\_ERROR\_*  
     *EN\_REG* register  
 Issue Barrier (MEMBAR #Sync) 33  
 I-Tag Access Register 48  
 iTLB miss handler 42  
 IVA (indicate advisory) bit 101  
 IVA (Invalidate Advisory) bit 143  
 IVA (invalidate advisory) bit 105  
 IVA bit 143

## J

JMPL  
     to noncacheable target address 39

## K

kernel code 166

## L

L, see *Lock (L)* field of TTE  
 L5CLK signal 342  
 Last Port Driver 86 to 87, 89  
 latency  
     System Interconnect 293  
 LDD instruction 249  
 LDDA instruction 227, 231  
*LDDF\_mem\_address\_not\_aligned* trap 159, 249  
 LDQF instruction 249  
 LDQFA instruction 249  
 LDSTUB instruction 35  
 LDUW instruction

- replaces SPARC-V8 LD 273
- leaf subroutine 272
- level-1 cache 17
  - flushing 27
- level-1 instruction cache 309
- level-2 cache 18, 27
- little-endian 219
- little-endian ASIs 228
- little-endian byte order 145, 226
- livelock condition
  - avoiding 93
- load
  - outstanding **294**
- Load / Store Unit (LSU) **8**
  - address generation adder 6
  - illustrated* 5
- Load Buffer **8**, 14 to 15
  - illustrated* 5
- load buffer 4, 32, **39**, 275 to 278, 290, 292, 294, 323
  - to 324
  - depth 275
  - required depth **276**
- load buffer timing **275**
- load data
  - returned in order 292
- Load Data Parity Error (LDP) field of AFSR **181**
- load hit bypassing load miss
  - not support on UltraSPARC-I* 277
- load latencies 277
- Load Store Unit (LSU) 49
- load use
  - stall counts **322**
- load use stall 297
- loads
  - always execute *in order* 276
- loads to the same D-Cache sub-block **277**
- load-use dependency 269
- Lock (L) field of TTE **43**
- loop unrolling 272
- LOOP\_CAP pin 340
- Loopback (not allowed) 116
- LOOPCAP signal 342
- LSU\_Control\_Register 17 to 19, 54, 169, 177, 305
  - to **306**

*illustrated* 306

## M

- M Class instructions **296**
- machine state after reset 171
- machine state in RED\_state 171
- mandatory SPARC-V9 ASRs 156
- manuf field of VER register **241**
- manuf, see *Manufacturer (manuf) field of VER register*
- mask field of VER register **241**
- mask, see *Mask Identifier (mask) field of VER register*
- master
  - UltraSPARC-I as 74
- Master Interface (valid S\_REPLY types) 130
- master UltraSPARC-I 84
- MAXTL 171, 236
- maxtl field of VER register **242**
- maxtl, see *Maximum Trap Level (maxtl) field of VER register*
- maxwin field of VER register **242**
- maxwin, see *Maximum CWP (maxwin) field of VER register*
- may **359**
- MCAP pin 340
- mem\_address\_not\_aligned* trap 47, 49, 56, 58, 154, 159, 226, 228 to 229, 231, 238, 273, 303
- MEMBAR #LoadLoad **32**, 256 to 257
- MEMBAR #LoadStore **32**, 232 to 233, 294 to 295
- MEMBAR #Lookaside 30, **33**, 256 to 258
- MEMBAR #Lookaside vs MEMBAR #StoreLoad 30
- MEMBAR #MemIssue 32 to **33**, 257 to 258, 293 to 295
- MEMBAR #StoreLoad 30, **32**, 40, 112, 232 to 233, 257, 293 to 294
- MEMBAR #StoreStore **33**, 233, 248, 294 to 295
  - and STBAR **33**
- MEMBAR #Sync 29, 32 to **33**, 39, 56, 58, 67, 146, 161, 163, 176 to 177, 179, 232, 294 to 295

- MEMBAR examples
  - and memory ordering 31
- MEMBAR instruction 31 to 32, 38, 258
- memory access instructions 225
- memory accesses
  - global visibility 31
- memory ECC error 182
- Memory Interface Unit (MIU) 10
  - illustrated* 5
- Memory Management Unit (MMU) 8, 14, 21, 41, 359
  - illustrated* 5
  - software view 24
- memory model 233
- Memory Model (MM) field of PSTATE
  - register 255
- memory models 255
- memory ordering 30 to 31
- memory synchronization 32
- memory-mapped I/O control registers 30
- MG, see *MMU Globals (MG) field of PSTATE register*
- MID, see *Module ID (MID) field of UPA\_CONFIG register*
- minimizing arbitration latency in a uniprocessor system 87
- minimum alias boundary 28
- minimum arbitration latencies 89
- MISC\_BIDIR signals 342
- mispredicted branch 14
- mispredicted control transfer 288
- miss handler
  - iTLB 42
  - Translation Lookaside Buffer (TLB) 29
- miss strategy
  - TLB 8
- missing TLB entry 45
- MM, see *Memory Model (MM) field of PSTATE register*
- MMU 359
  - disabled 248
- MMU behavior during RED\_state 54
- MMU behavior during reset 54
- MMU bypass mode 68, 145
- MMU demap 66
- MMU demap context operation 66, 68
- MMU demap operation format
  - illustrated* 66
- MMU demap page operation 66, 68
- MMU dTLB Tag Access Register
  - illustrated* 63
- MMU D-TSB Register
  - illustrated* 61
- MMU Global Registers 252
- MMU global registers 47, 251
- MMU Globals (MG) field of PSTATE register 251
  - to 252
- MMU iTLB Tag Access Register
  - illustrated* 63
- MMU I-TSB Register
  - illustrated* 61
- MMU page sizes 21
- MMU requirements
  - compliance with SPARC-V9 55
- MMU Synchronous Fault Address Register (SFAR)
  - illustrated* 61
- MMU\_GLOBAL\_REG register 158
- MMU-generated traps 47
- Modified (M) state 80 to 82
- modified, own, exclusive, shared, invalid (MOESI) coherency protocol 8
- module 359
- Module Capabilities (MCAP) field of UPA\_CONFIG register 154
- Module ID (ID) field of UPA\_PORT\_ID register 153
- Module ID (MID) field of UPA\_CONFIG register 156
- MOESI coherence protocol 8
- MOESI states 94
- MS, see *Multi-Scalar (MS) field of DISPATCH\_CONTROL\_REG register*
- MUL8SUX16 instruction 211
- MUL8ULX16 instruction 211
- MUL8x16 instruction 209
- MUL8x16AL instruction 210
- MUL8x16AU instruction 209

MULD8SUx16 instruction 212  
 MULD8ULx16 instruction 213  
 multicycle instructions 289  
 Multiflow TRACE and Cydrome Cydra-5 280  
 multiple bit ECC error 176  
 Multiple Error (ME) field of AFSR **181**  
 multiple outstanding transactions **126**  
 multiple-error field (ME) of AFSR 180  
 multiplication algorithm **241**  
 multiplier 7  
 multi-processor system 358  
 Multi-Scalar (MS) field of DISPATCH\_  
 CONTROL\_REG register **304**  
 Multi-Scalar Dispatch Control 304  
 MVR\_BUSY 117  
 M-way set-associative TSB 45

## N

$N_{>2}$  Stage  
 stall 298  
 $N_1$  Stage **14**, 276, 292  
*illustrated 11*  
 $N_2$  Stage **15**, 290, 294  
*illustrated 11*  
 $N_3$  Stage **15**, 270, 294  
*illustrated 11*  
 NACK bit 117  
 NACK field of ASI\_INTR\_DISPATCH\_STATUS  
 register 161, 164  
 NACK, see *NACK field of ASI\_INTR\_DISPATCH\_  
 STATUS register*  
 NCEEN bit of ESTATE\_ERR\_EN register 39  
 NCEEN, see *Noncorrectable Error Enable (NCEEN)  
 field of ESTATE\_ERR\_EN register*  
 NCST, see *Number of Noncacheable Stores (NCST)  
 subfield of UPA\_CONFIG register*  
 NDP (no Dtag present) bit 101  
 NDP (No Duplicate Tag) bit 142  
 nested traps  
 in SPARC-V9 236  
 not supported in SPARC-V8 236  
 next field aliasing between branches  
*illustrated 264*  
 next program counter **359**  
 NFO bit in MMU 36  
 NFO page attribute bit 280  
 NFO, see *No-Fault Only (NFO) field of TTE*  
 No Dual Tag Present (NDP) option 93  
 no dual-tag present (NDP) bit 106 to 108  
 NO\_FAULT ASI 36  
 Node\_RQ 88  
 NODE\_RQ pins 339  
 Node\_RQ signal 85  
 NODE\_RQ signals 342  
 NODEX\_RQ pin 339  
 NODEX\_RQ signal 342  
 Nodex\_RQ signal 85  
 No-Fault Only (NFO) field of TTE **42**, 51  
 Non cached transactions 109  
 non-allocating cache 272  
 non-blocking loads **275**  
 noncacheable 18  
 non-cacheable accesses 30  
 noncacheable accesses 18, 32, 291, 294  
 noncacheable instruction prefetch 39  
 noncacheable operations  
 to I/O space 127  
 noncacheable store 295  
 outstanding 295  
 noncacheable stores 278, 295  
 noncached block reads 76  
 noncached block writes 76  
 Noncached P\_REQ transaction  
 packet format *illustrated 140*  
 NonCachedBlockRead transaction **110**, 141  
 NonCachedBlockWrite transaction **111**, 141  
 NonCachedRead transaction **109**, 141  
 NonCachedWrite transaction **110**, 141  
 Noncorrectable Error Enable (NCEEN) field of  
 ASI\_ESTATE\_ERROR\_EN\_REG  
 register **180**  
 Noncorrectable Error Enable (NCEEN) field of  
 ESTATE\_ERR\_EN register 170, 252  
 non-faulting ASIs  
 and atomic accesses 35  
 non-faulting load 35, 48

and TLB miss 36  
 Non-faulting loads 248  
 non-faulting loads **36, 280**  
 non-privileged **359**  
 non-privileged mode **359**  
 Non-privileged Trap (NPT) field of TICK register 239  
 nonrestricted ASI 146  
 non-restricted ASIs 146  
 Non-Standard (NS) field of FSR register 242 to 243, **246**  
 nontranslating ASI 305  
 nontranslating ASIs 146  
 normal ASI 146  
 normal memory 359  
 notational conventions  
   angle brackets '< >' 11  
   concatenation symbol 11  
   curly braces '{ }' 11  
   square brackets '[' ]' 11  
 nPC **359**  
 nPC Register 239  
 NPT, see *Non-Privileged Trap (NPT) field of TICK register*  
 NS, see *Non-Standard (NS) field of FRS register*  
 Nucleus code 166  
 nucleus context 229  
 Nucleus Context Register 57  
 Number of Block Stores (BST) field of UPA\_CONFIG register **155**  
 Number of Class 0 Transactions (SCIQ0) field of UPA\_CONFIG register **155**  
 Number of Class 1 Transactions (SCIQ1) field of UPA\_CONFIG register **155**  
 Number of Incoming P\_REQs (PREQ\_RQ) field of UPA\_PORT\_ID register **153**  
 Number of Incoming Processor Interrupts (PINT\_RDQ) field of UPA\_PORT\_ID register **153**  
 Number of Incoming Slave Data Writes (PREQ\_DQ) field of UPA\_PORT\_ID register **153**  
 Number of Noncacheable Stores (NCST) field of UPA\_CONFIG register **155**

Number of Slave Reads (ONEREAD) field of UPA\_PORT\_ID register **153**  
 Number of Writebacks (WB) field of UPA\_CONFIG register **155**  
 NWINDOWS 240, 242, **359**

## O

odd fetch to an I-Cache line  
   *illustrated* 264  
 ONEREAD, see *One Outstanding Slave Read (ONEREAD) field of UPA\_PORT\_ID register*  
 optional **359**  
 ordering  
   between cacheable accesses after noncacheable accesses 33  
 OTHERWIN Register 240, 285  
 out of range virtual addresses 22  
 Outgoing Interrupt Vector Data Register 161  
 out-of-order completion 3  
 out-of-range violation 67  
 out-of-range violations 61, 63  
 out-of-range virtual address **238**  
   as target of JMWPL or RETURN 238  
 out-of-range virtual addresses during STXA 56  
 outstanding loads **294**  
 outstanding store **294**  
 overflow exception 243  
 Overwrite (OW) field of SFSR register **59**  
 overwrite policy  
   AFSR non-sticky bit 185  
 OW, see *Overwrite (OW) field of SFSR register*  
 Owned (O) state 82

## P

P\_REQ transaction 92  
 P, see *Privileged (P) field of TTE*  
 P\_FERR 118 to **119**, 175 to 176  
 P\_IAK 117 to **119**  
 P\_IDLE 118 to **119**  
 P\_INT\_REQ 116 to 120, 122, 127, 141, 153  
 P\_INT\_REQ transaction  
   packet format *illustrated* 140

- P\_NCBRD\_REQ **110**, 118, 122, 126, 141
- P\_NCBWR\_REQ **111**, 122, 127, 141
- P\_NCRD\_REQ **109**, 118 to 120, 122, 126 to 127, 141 to 142
- P\_NCWR\_REQ **110**, 120, 122, 127, 141 to 142, 257
- P\_RAS 118 to **119**
- P\_RASB 153
- P\_RD\*\_REQ 111, 122, 126, 128, 144
- P\_RDD\_REQ 96, **104**, 108, 122, 134, 141
- P\_RDO\_REQ 96 to 97, 101, **103**, 105 to 107, 120, 122, 133 to 134, 137 to 138, 141
- P\_RDS\_REQ 97, **102**, 106, 122, 131 to 132, 135, 137 to 138, 141
- P\_RDSA\_REQ 97, **102**, 106, 122, 131, 141, 144
- P\_REPLY 100 to 101, 111, 117 to 118, 120, 123, 143, 175
  - class bit 118
  - definitions **119**
  - encoding 118
  - MID of requesting UltraSPARC 118
  - packet format *illustrated* 118 to 119
  - timing **123**
  - type 118
- P\_REPLY (definitions) 119
- P\_REPLY acknowledgment 92
- P\_REPLY pins 339
- P\_REPLY signals 342
- P\_REPLY transaction 93
- P\_REQ 116, 119, 142, 153
- P\_REQ transaction
  - interrupt vector access 92
- P\_REQ transaction 92 to 93
  - classes **92**
  - noncacheable 92
- P\_REQ transactions
  - coherent request for cacheable memory access 92
- P\_RERR 118 to **119**
- P\_RTO 120
- P\_SACK 97, 101, 103, 106 to 109, 115, 118 to **119**, 122, 132 to 134, 142
- P\_SACKD 97, 101, 103, 106 to 109, 115, 118 to 120, 122, 137 to 138
- P\_SNACK 101, 106 to 109, 111 to 112, 115, 118 to **119**
- P\_SNACK transaction 93
- P\_WRB\_REQ 95 to 97, 101, **104**, 113, 115, 120, 122, 128, 135, 138, 141
- P\_WRI\_REQ 95 to 96, 101, 105 to 106, 122, 127, 141 to 144
- PA Data Watchpoint Register 49
  - illustrated* 306
- PA Watchpoint Address Register 56
- PA, see *Physical Page Number (PA) field of TTE*
- PA\_watchpoint trap 159, 226, 228 to 229, 231, 305
- pack instructions 197 to 198, 201
- packet formats
  - interconnect **138**
- packets
  - interrupt 76
- page number
  - physical 21
  - virtual 21
- page offset 21
- page size
  - encoding in Translation Table Entry (TTE) 42
- Page Size (Size) field of TTE **42**
- parity 143
- parity bit 143
- parity error 40, 175, 178
  - E-Cache tags **119**
  - on SYSADDR bus **119**
- Parity Syndrome Error (P\_SYND) field of AFSR **181**
- partial store ASI 225
- partial store instructions 225, 251
  - to noncacheable addresses 257
- Partial Store Order (PSO) memory model 255, 257
- partial stores
  - to noncacheable locations only 92
- partitioned add 7
- partitioned multiply 7
- partitioned multiply instructions 208
- PC **360**
- PC Ancillary State Register (ASR) **156**
- PCAP, see *Processor Capabilities (PCAP) field of UPA\_CONFIG register*

- PCON, see *Processor Configuration (PCON) field of UPA\_CONFIG register*
- PContext field 57
- PCR Cycle\_cnt function 321
- PCR DC\_hit function 323
- PCR DC\_ref function 323
- PCR Dispatch0\_dyn\_use function 323
- PCR Dispatch0\_ICmiss function 322
- PCR Dispatch0\_mispred function 322
- PCR Dispatch0\_static\_use function 322
- PCR EC\_hit function 324
- PCR EC\_ref function 324
- PCR EC\_snoop\_inv function 324
- PCR EC\_snoop\_wb function 324
- PCR EC\_wb function 324
- PCR EC\_write\_hit\_clean function 324
- PCR IC\_hit function 323
- PCR IC\_ref function 323
- PCR Instr\_cnt function 321
- PCR/PIC operational flow  
*illustrated* 321
- PDIST instruction 221
- PEF, see *Enable Floating-Point (PEF) field of PSTATE register*
- PERF\_CONTROL\_REG ASR 157
- PERF\_COUNTER register 157
- performance
  - instrumentation **319**
- Performance Control Register (PCR) 319  
*illustrated* 320
- performance counters
  - for monitoring I-Cache accesses and misses 266
- Performance Instrumentation Counter (PIC) 319
- Performance Instrumentation Counters (PIC)  
*illustrated* 320
- PHASE\_DET\_CLK pin 340
- physical address 21, 357, **359**, 362
- Physical Address (PA) field of TTE **43**
- physical address data watchpoint 306
- Physical Address Data Watchpoint Read Enable (PR) field of LSU\_Control\_Register **308**
- Physical Address Data Watchpoint Write Enable (PW) field of LSU\_Control\_Register **308**
- physical address space
  - accessing **145**
  - size 3
- physical memory 362
- physical page attribute bits
  - MMU bypass mode **68**
- physical page number 21
- physical tags 77
- physical-indexed, physical-tagged (PIPT) cache 18
- physically indexed cache 6
- physically indexed, physically tagged (PIPT) 17
- Physically Indexed, Physically Tagged (PIPT) cache 94
- physically noncacheable accesses 19
- PIL, see *Processor Interrupt Level (PIL) field of PSTATE register*
- PINT\_RDQ, see *Number of Incoming Interrupt Requests (PINT\_RDQ) field of UPA\_CONFIG register*
- PINT\_RDQ, see *Number of Incoming Interrupt Requests (PINT\_RDQ) field of UPA\_PORT\_ID register*
- PINT\_RQ transaction 153
- pipeline 3 to 4
  - 9-stage **11**
  - extended floating-point 11
  - floating-point 7, 11
  - integer 7, 11
  - stall 39
  - stalls 13
- pipeline flushing 18
- pipeline stages
  - illustrated* 11
- pipeline stages (detailed)  
*illustrated* 12
- pipelined loads to E-Cache  
*illustrated* 276
- pipelines
  - decoupling 40
- pixel compare instructions 217
- pixel data
  - operations on 3

- pixel distance 7
- pixel orderings 197
- PLL\_BYPASS signal 343
- PLLBYPASS signal 342
- PM, see *Physical Address Data Watchpoint Mask (PM) field of LSU\_Control\_Register*
- PMERGE instruction 206
- point-to-point write-invalidate protocol 94
- population count (POPC) instruction 240
- port\_ID field 141
- port\_ID signal 85 to 86
- port\_id signal 86
- power on
  - clearing AFSR to avoid false errors 176
- power\_on\_reset* trap 158
- power-down mode 196, 253, 327
  - restart 328
- Power-On Reset (POR) 145, 170
- Power-on Reset (POR) 175
- Power-On Reset (POR) pin 328
- Power-On-Reset (POR) 239
- Power-on-Reset (POR) 119
- PR, see *Physical Address Data Watchpoint Read Enable (PR) field of LSU\_Control\_Register*
- precise exception model 7
- precise traps 40, 236
- Prefetch and Dispatch Unit (PDU) 14
- Prefetch and Dispatch Unit (PDU) 6, 13
  - illustrated* 5
- prefetch unit 4
- PREFETCHA instruction 248
- prefetchable 359
- PREQ\_DQ, see *Number of Entries in P\_REQ Data Read Queue (PREQ\_DQ) field of UPA\_CONFIG register*
- PREQ\_DQ, see *Number of Entries in P\_REQ Data Read Queue (PREQ\_DQ) field of UPA\_PORT\_ID register*
- PREQ\_DQ, see *Number of Entries in P\_REQ Data Write Queue (PREQ\_DQ) field of UPA\_CONFIG register*
- PREQ\_DQ, see *Number of Entries in P\_REQ Data Write Queue (PREQ\_DQ) field of UPA\_PORT\_ID register*
- Primary Context Register 57
- PRIV, see *Privileged (PRIV) field of PCR register*
- Privilege (PRIV) field of AFSR 177
- privilege (PRIV) field of PSTATE register 180
- privilege violation 60
- privileged 47, **360**
- Privileged (P) field of TTE 44
- Privileged (PR) field of SFSR register 59
- Privileged (PRIV) field of PCR register 157, 319 to 320
- Privileged (PRIV) field of PSTATE register 34, 44, 48 to 49, 256, 359 to 360, 362
- Privileged Access (PRIV) field of AFSR 181
- privileged mode **360**
- privileged\_action* trap 34, 47, 49, 51, 156 to 157, 159, 164 to 166, 239, 256, 319
- privileged\_opcode* trap 157, 159, 166 to 167, 196, 249, 304, 319
- privilege-error field (PRIV) of AFSR 180
- Processor Capabilities (PCAP) field of UPA\_CONFIG register 156
- Processor Configuration (PCON) field of UPA\_CONFIG register 155
- processor front end components 261
- processor interrupt level (PIL) 167
- Processor Interrupt Level (PIL) field of PSTATE register 250
- processor interrupt level (PIL) field of PSTATE register 167
- processor memory model 233
- processor-to-UPA frequency ratio 292
- program counter **360**
- program order 32
- protection violation 49
- protocol
  - cache coherence 94
- PSO 295
  - mode 30, 32
- PSO memory model 249
- PSTATE 232
- PSTATE global register selection encodings 252
- PSTATE Register 251, 253, 285
- PW, see *Physical Address Data Watchpoint Write Enable (PW) field of LSU\_Control\_Register*

## Q

- qne, see *Queue Not Empty (qne) field of FSR register*
- quad-precision floating-point instructions 244
- quadword ordering 76
- queue
  - floating-point 11
- Queue Not Empty (qne) field of FSR register **247**

## R

- RAM\_TEST signal 342
- rd **360**
- RD, see *Rounding Direction (RD) field of FSR register*
- Read-After-Write
  - interaction with store buffer 293
- Read-After-Write (RAW) hazard 279
- read-modify-write request
  - not supported by P\_REQ transactions 92
- ReadToDiscard Any Block transaction 134
- ReadToDiscard transaction **104**, 141
- ReadToOwn Block transaction 133 to 134
- ReadToOwn transaction **103**, 141
- ReadToOwn Victimized Dirty Block
  - transaction 137 to 138
- ReadToShare Block transaction **131** to 132
- ReadToShare transaction **102** to 103, 136, 141
- ReadToShare Victimized Dirty Block
  - transaction 136
- ReadToShareAlways Block transaction 131
- ReadToShareAlways transaction **102** to 103
- ReadtoShareAlways transaction 141
- real memory 256
- recoverable ECC error 178
- RED, see *Reset, Error, and Debug (RED) field of PSTATE register*
- RED\_state 17, 19, 39, 54 to 55, **169** to 171, 177, 236, 252, 328, **360**
  - default memory model 255
  - exiting 39, **170**, 252
  - MMU behavior 54
- RED\_state\_exception* trap 158
- Reference MMU 24
  - Specification 21
- Register (R) Stage 14
- register file
  - annex 14
  - floating-point 14 to 15, 19
  - integer 15
- Register Stage
  - illustrated* 11
- register window 7
- Relaxed Memory Order (RMO) 280
- Relaxed Memory Order (RMO) memory
  - model 255, 258
- requirements
  - initialization 170
- reserved **360**
- reserved fields in opcodes 235
- reserved instructions 235
- reset **169**
- reset priorities 169
- RESET signal 343
- reset trap **360**
- Reset, Error, and Debug (RED) field of PSTATE
  - register 39, 169 to 170, 174, 252, 360
- RESET\_L pin 338, 341
- RESET\_L signal 342
- Reset\_L signal 86
- restricted **360**
- restricted ASI 51, 146
- restricted ASIs 146, 256
- RETRY instruction 39, 252, 307
- Return Address Stack (RAS) **272**
  - after Power-On Reset 170
  - in RED\_state 170
- RISC architecture 3
- RMO
  - mode 30, 32
- RMO memory model 249
- round robin arbitration priority
  - no System Controller (SC) request 87
- round robin arbitration protocol 85
- round robin protocol
  - unfair by design 87
- Rounding Direction (RD) field of FSR
  - register **246**
- rs1 **360**

rs2 360

RSTVaddr 171, 236

**S**

S\_BERR 111

S\_CBP\_REQ 122

S\_CP\*\_REQ 111

S\_CPB\_MSI\_REQ 97, 141, 324

S\_CPB\_REQ 97, 101, **106**, 122, 132, 141, 324S\_CPD\_REQ 101, **108**, 122, 134, 141, 143, 324S\_CPI\_REQ 96 to 97, 101, 105, **107**, 113, 115, 119,  
122, 133, 137, 141, 324

S\_CPI\_REQS\_INV\_REQ 324

S\_CRAB 97, 120, 122, 132 to 134, 137

S\_ERR 102 to 105, **120**, 122, 125, 128S\_IDLE **120**, 122S\_INAK 117, **120** to 122, 125, 129S\_INV\_REQ 96 to 97, 101, 105 to **106**, 111, 113,  
115, 119, 122, 133 to 134, 138, 141 to 144, 324S\_OAK 97, 103, **120** to 122, 125, 128, 134, 138

S\_RAS 120, 122

S\_RBS 97, 102 to 104, 120, 122, 131 to 132, 134

S\_RBU 97, 102 to 103, 120, 122, 131, 133, 135, 137  
to 138S\_REPLY 100, 111, 113 to 114, 120 to 121, 123 to  
125, 127, 129, 144, 295assertion **128**data stall **124**encodings **120**packet format *illustrated* 118 to 119

strongly ordered by transaction class 120

timing **123**

type definitions 122

S\_REPLY (rules) 120

S\_REPLY acknowledgment 93

S\_REPLY pins 75, 338 to 339

S\_REPLY signals 342 to 343

S\_REPLY transaction 93

S\_REQ 100 to 101, 111, 113, 115, 118 to 120, 122,  
142 to 143, 153

S\_REQ / P\_REPLY combination 93

S\_REQ transaction 92 to 93

S\_RTO 102 to 105, 111, **120**, 122, 125, 128

S\_SRS 120

S\_SWIB 116, 120, 122

S\_WAB 97, 105, 113, 115, 117, 120, 122, 129, 135

S\_WAS 110 to 111, 120, 122, 129

S\_WBCAN 97, 101, 105, 113, 115, **120** to 122, 125,  
129, 137 to 138S0, see *Select Code 0 (S0) field of PCR register*S1, see *Select Code 1 (S1) field of PCR register*SAPEN, see *System Address Parity Error Enable  
(SAPEN) field of ASI\_ESTATE\_ERROR\_  
EN\_REG register*

SAVE instruction 240

SC\_DATA\_STALL pin 338

SC\_DATA\_STALL signal 343

SC\_ECC\_VALID pin 338

SC\_ECC\_VALID signal 343

SC\_RQ pin 339

SC\_RQ signal 342

**Scalable Processor Architecture** 9scalability **4**scale\_factor field of GSR register **198**, 201 to 204scale\_factor, see *scale\_factor field of GSR register*

scheduling 249

SCIQ1, see *Number of Class 1 Transactions (SCIQ1)  
subfield of UPA\_CONFIG register*

SCLK\_MODE pin 340

SContext field 57

SDB Error Control Register **185**

SDBCLKA signal 342

SDBCLKB signal 342

SEC-DED-S4ED code 75

Secondary Context Register 57

secure environment 240

Select Code 0 (S0) field of PCR register **320**Select Code 1 (S1) field of PCR register **320**self-modifying code **34**, 247

and FLUSH 34

sequence\_error floating-point trap type 246, 358

serial scan interface 329

SET\_SOFTINT Ancillary State Register  
(ASR) 167

SET\_SOFTINT Register 167

SET\_SOFTINT register 157

- set-associative cache 274
- SFAR register 49
- SFSR register 49
- shall **360**
- Shared (S) state 82
- shared cache block 361
- shared TSB 46
- shift instructions
  - dedicated hardware 284
- short floating-point load instructions 227, 251
- short floating-point store instructions 227, 251
- should **361**
- SHUTDOWN instruction 195, 253, 327
- side effect **361**
- side-effect
  - field in TTE 43
- Side-Effect (E) field of SFSR register **59**
- Side-Effect (E) field of TTE 248
- Side-effect (E) field of TTE **43**
- side-effect accesses **38**
- side-effect attribute 248
  - and noncacheability 31
- side-effect bit 40
- side-effects 30
- Signal Monitor (SIGM) instruction 237
- signal monitor (SIGM) instruction 169, 171, 237
  - in non-privileged mode 237
- signed loads 273
- sign-extended virtual address fields 23
- silent loads
  - equivalent to non-faulting loads 280
- single-bit ECC error 178
- Size, see *Page Size (Size) field of TTE*
- slave
  - UltraSPARC-I as 75
- Slave Interface (valid S\_REPLY & P\_REPLY types) 130
- slave reads
  - in power-down mode 327
- snoop 93, 153, 169, 178 to 179, 274, 277, 324
  - D-Cache 8
    - handled in ECU 9
- snoop hits 357
- snooping 33, **361**
  - store buffer 256
- Soft, see *Software-Defined (Soft) field of TTE*
- Soft2, see *Software-Defined (Soft2) field of TTE*
- SOFTINT Register 161, **166**
- SOFTINT register 250
- SOFTINT\_REG Ancillary State Register (ASR) 167
- SOFTINT\_REG register 157
- software cache flush 29
- Software Interrupt (SOFTINT) field of SOFTINT register 166
- Software Interrupt (SOFTINT) register **166**
- software pipelining 4
- Software Translation Table **23**, 44, 247
  - software\_initiated\_reset* trap 158
- Software-Defined (Soft) field of TTE **43**, **367**
- Software-Defined (Soft2) field of TTE **43**
- Software-Initiated Reset (SIR) 169, 171, 237
- source register 360
- source register dependency 297
- SPARC
  - brief history 9
- SPARC International
  - address 10
- SPARC-V8 compatibility 33
- SPARC-V8 Reference MMU 21, 24
- SPARC-V9
  - UltraSPARC extensions 10
- SPARC-V9 architecture 10
- SPARC-V9 compliance 235, 359
- speculative load 31, 48, 248, **361**
- speculative load to page marked with E-bit 31
- speculative loads
  - support for 4
- spill\_n\_normal* trap 159
- spill\_n\_other* trap 159
- Split field of TSB register **62**
- split TSB 46
- Split, see *Split Region (Split) field of TSB register*
- spurious loads
  - eliminating 279
- SRAM components 10

- ST, see *System Trace (ST) field of PCR register*
- stable storage 28 to 29
- state transition
  - invariants 95
- STBAR (SPARC-V8) 32
  - equivalent to MEMBAR #StoreStore 33
- STD instruction 249
- STDA instruction 227, 231
- STDF\_mem\_address\_not\_aligned* trap 159, 249
- steady state loops 268
- store
  - block commit 18
  - outstanding **294**
- Store Buffer 15
- store buffer 4, 8, 32, 40, 277 to 280, 291, 293 to 295
  - compression 31, **279**, 294, 324
  - compression (disabled for noncacheable accesses) **38**
  - full condition 279
  - illustrated* 5
  - merging 38
  - snooping 256 to 257
- store buffer compression **40**
- store buffers
  - virtually tagged 33
- store dependency **294**
- stores
  - delayed by loads **40**
  - high-water mark 278
- STQF instruction 249
- STQFA instruction 249
- strong ordering 31
  - between interconnect transactions 141
- Strong Sequential Order 257
- sub-block granularity 279
- superscalar processor 3
- supervisor software **361**
- supported traps 158
- SWAP instruction **35**
- synchronous arbitration 85
- Synchronous Fault Address Register (SFAR) **61**
- Synchronous Fault Status Register (SFSR) 58
  - illustrated* 58
- synchronous static RAMs
  - in E-Cache 77
- SYSADDR
  - pins 339
- SYSADDR bus 85, 87, 92, 116, 119, 138 to 139, 143
  - arbitration protocol **84**
  - current driver **84**
  - dead cycle when switching drivers 85
  - interconnection topology **84**
  - interconnection topology *illustrated* 84
- SYSADDR signals 341
- SYSCLKA pin 338, 340
- SYSCLKA signal 343
- SYSCLKB pin 338, 340
- SYSCLKB signal 343
- SYSDATA bus 105, 116 to 117, 119, 121 to 125, 129
  - dead cycles 121
- SYSDATA pins 338
- SYSDATA signals 343
- SYSECC pins 338
- SYSECC signals 343
- SYSID pins 338
- SYSID signals 343
- system address parity error 175
- System Bus Time Out (TO) Error field of AFSR **181**
- system bus time-out 176
- System Controller (SC) 84, 88
- System Data Bus (SDB)
  - transaction set 75
- System Data Bus (SYSDATA) **75**
- system fatal errors 175
- System Interconnect 295
  - illustrated* 5
  - latency 283, 293
- System Trace (ST) field of PCR register **320**

## T

- Tag Access Register 46, **62**, 64
- tag parity syndrome 181
- tag\_overflow* trap 159
- TAP controller state machine 329
- Target ID 143
- Tcc instruction

- reserved fields 235
- TCK IEEE 1149.1 signal **330**
- TCK pin 338, 341
- TCK signal 342 to 343
- TDATA pins 339
- TDATA signals 341
- TDI IEEE 1149.1 signal **330**
- TDI pin 338, 341
- TDI signal 342 to 343
- TDO IEEE 1149.1 signal **330**
- TDO pin 338, 341
- TDO signal 342 to 343
- TEM, see *Trap Enable Mask (TEM) field of FSR register*
- terminated
  - instruction 15
- test access port (TAP) **329**
- Test Access Port (TAP) Controller
  - state diagram *illustrated* 331
- Test Access Port (TAP) controller 330
- textual conventions 11
  - bold font 11
  - fonts 11
  - italic font 11
  - italic sans serif font 11
  - typewriter font 11
  - underbar characters 11
  - upper case 11
- The SPARC Architecture Manual, Version 9* 10
- thread scheduling 249
- three-dimensional array addressing
  - instructions 222
- three-dimensional image processing 7
- TICK Compare (TICK\_CMPR) field of TICK Register 249
- TICK Compare (TICK\_CMPR) field of TICK register **250**
- Tick Compare (TICK\_CMPR) field of TICK Register 166
- Tick Interrupt (TICK\_INT) field of SOFTINT register 166
- TICK Register 285
  - illustrated* 239
- TICK\_CMPR, see *Tick Compare (TICK\_CMPR) field of TICK\_compare register*
- TICK\_CMPR\_REG register 157
- TICK\_INT 167, 250
- TICK\_REG Ancillary State Register (ASR) **156**
- Timeout 122
- TL Register 285
- TLB bypass operation 69
- TLB Data Access register 65 to 66
- TLB Data In register 46, **65** to 66
- TLB demap operation 69
- TLB hit **23, 361**
- TLB miss **23, 44, 361**
  - and non-faulting load 36
- TLB miss handler 42, 45 to 46, 55
- TLB operations 69
- TLB read operation 69
- TLB Tag Read register 66
- TLB translation operation 69
- TLB write operation 69
- TLB-miss handler 47
- TMS IEEE 1149.1 signal **330**
- TMS pin 338, 341
- TMS signal 342 to 343
- TNPC Register 176 to 177
- TOE\_L pin 340
- TOE\_L signal 80, 341
- Total Store Order (TSO) memory model 255 to 256
- TPAR pins 339
- TPAR signals 341
- TPC Register 176
- transaction
  - cache coherent **102**
  - multiple outstanding **126**
- transaction sequences **131**
- transactions
  - interconnect **92**
  - minimal ordering requirements **127**
- transient buffer 98
- translating ASI 146, 305
- Translation Lookaside Buffer (TLB) 224, 247, **361**
  - data 17

- hit 14
- instruction 17
- miss 14
- miss handler 29
- miss strategy 8
- reset 55
- Translation Lookaside Buffer (TLB) miss handler 229
- Translation Storage Buffer (TSB) 23, 42, **44**, **61**, 229, 247, 267
- Translation Table Entry (TTE) 41, 48  
*illustrated* 41
- trap **361**  
resolution 15
- Trap Base Address (TBA) register 361
- Trap Enable Mask (TEM) field of FSR register 242 to 243, 245 to 247
- trap global registers 251
- trap registers 7
- trap stack 236, 252
- trap state registers 236
- trap\_instruction* trap 159
- traps  
MMU generated 47
- tristate output enables  
registered 85
- TRST\_L IEEE 1149.1 signal **330**
- TRST\_L pin 338, 341
- TRST\_L signal 342 to 343
- TSB  
locked items 47
- TSB caching 45
- TSB miss handler 46
- TSB organization 45
- TSB pointer logic 70
- TSB Pointer Register 63
- TSB Register 44
- TSB Tag Target Register 47, 57
- TSB\_Base 61
- TSB\_Base field of TSB Register **61**
- TSB\_Base, see *Base Address (TSB\_Base) field of TSB register*
- TSB\_Size field of TSB register 46, **62**
- TSB\_Size, see *TSB Size (TSB\_Size) field of TSB register*
- TSO 295  
mode 30, 32  
ordering 30
- TSO memory model 249
- TSTATE 253
- TSYN\_WR\_L pin 340
- TSYN\_WR\_L signal 341
- turn-around penalty 9  
none for write-to-read transition 83  
read-to-write transition 83
- TWE\_L signal 79
- two-dimensional image processing 7

## U

- UART 30
- UDB Error Enable Register 184
- UDB\_CE pin 338
- UDB\_CE signal 343
- UDB\_CEH pin 337
- UDB\_CEH signal 342
- UDB\_CEL pin 337
- UDB\_CEL signal 342
- UDB\_CNTL pins 337 to 338
- UDB\_CNTL signals 342 to 343
- UDB\_H pin 338
- UDB\_H signal 343
- UDB\_UE pin 338
- UDB\_UE signal 343
- UDB\_UEH pin 337
- UDB\_UEH signal 342
- UDB\_UEL pin 337
- UDB\_UEL signal 342
- UltraSPARC extensions to SPARC-V9 10
- UltraSPARC\_I Data Buffer (UDB) Error Register 175
- UltraSPARC-I architecture  
overview **3**
- UltraSPARC-I block diagram 5
- UltraSPARC-I Data Buffer (UDB) **10**, 74, 127, 175, 184, 196, 291, 294  
as E-Cache client 77

- illustrated* 10
- interaction with E-Cache 76
- interface pins *defined* 337
- UltraSPARC-I Data Buffer (UDB) Error Register 186
- UltraSPARC-I extended instructions 253
- UltraSPARC-I external interfaces *illustrated* 74
- UltraSPARC-I interconnect transactions **92**
- UltraSPARC-I internal ASIs 39
- UltraSPARC-I internal registers 50
- UltraSPARC-I slave 84
- UltraSPARC-I subsystem *illustrated* 10
- UltraSPARC-I trap levels *illustrated* 237
- unassigned **362**
- uncorrectable ECC error 177, 179
- Uncorrectable ECC Error (UE) field of AFSR **181**
- uncorrectable error 179
- uncorrectable memory ECC error 182
- undefined **362**
- underflow exception 243
- unfinished\_FPop floating-point trap type 242, 244, 246, 358
- unimplemented **362**
- unimplemented instructions 235
- unimplemented\_FPop floating-point trap type 244, 246, 358
- unit of coherence 30
- Universal Asynchronous Receiver Transmitter (UART) 30
- unpredictable **362**
- unrestricted **362**
- UPA Capabilities (UPACAP) field of UPA\_PORT\_ID register **153**
- UPA latency 295
- UPA Port (arbitration signals) 85
- UPA Port (interface busses) 339
- UPA Port (transaction set summary) 129
- UPA\_CONFIG Register **154** *illustrated* 154
- UPA\_PORT\_ID Register **152** *illustrated* 153

- shadowed 156
- UPA\_Slave\_Int\_L signal
  - unused in UltraSPARC-I 153
- UPACAP, see *UPA Capabilities (UPACAP) field of UPA\_PORT\_ID register*
- UPACAP, see *UPA Capabilities (UPACAP) subfield of UPA\_CONFIG register*
- user thread
  - termination 40
- User Trace (UT) field of PCR register 319, 321
- UserTrace (UT) field of PCR register **320**
- UT, see *User Mode Trace (UT) field of PCR register*

## V

- V, see *Valid (V) field of TTE*
- VA Data Watchpoint Register 49 *illustrated* 305
- VA Data Watchpoint register 305
- VA out of range 60
- VA Watchpoint Address Register 56
- VA\_tag field of TTE **42**
- VA\_tag, see *Virtual Address Tag (VA\_tag) field of TTE*
- VA\_watchpoint trap 159, 226, 228 to 229, 231, 305
- Valid (V) field of TTE **42**
- ver, see *Version (ver) field of FSR register*
- Version (ver) field of FSR register **246**
- Victim Writeback transaction 135
- victimized block 114, 137 to 138
- victimized cache line 83
- victimized line 113 to 114
  - clean 114
- virtual address 357, **362**
  - out of range 22
- Virtual Address Data Watchpoint Read Enable (VR) field of LSU\_Control\_Register **308**
- Virtual Address Data Watchpoint Write Enable (VW) field of LSU\_Control\_Register **308**
- virtual address fields
  - sign extended 23
- virtual address space *illustrated* 23, 238
  - size 3

virtual color 28 to 29  
 virtual noncacheable accesses 18  
 virtual page number 21  
 virtual\_address\_data\_watchpoint\_mask 308  
 virtually cacheable 28  
 virtually indexed, physically tagged (VIPT) 272  
   cache 8  
 virtually indexed, physically tagged (VIPT)  
   cache 17  
 virtually noncacheable 28  
 virtually tagged store buffers 33  
 virtual-to-physical address mapping 145  
 virtual-to-physical address translation 21, 255  
   *illustrated 22*  
 VM, see *Virtual Address Data Watchpoint Mask (VM) field of LSU\_Control\_Register*  
 VR, see *Virtual Address Data Watchpoint Read Enable (VR) field of LSU\_Control\_Register*  
 VW, see *Virtual Address Data Watchpoint Write Enable (VW) field of LSU\_Control\_Register*

## W

W Stage 276, 285 to 287, 294  
 W, see *Write (W) field of SFSR register*  
 W<sub>1</sub> Stage  
   virtual stage 289  
 Watchdog Reset (WDR) 169, 171, 236  
*watchdog\_reset* trap 158  
*watchpoint* trap 49, 304  
 WB, see *Number of Writebacks (WB) subfield of UPA\_CONFIG register*  
*window\_fill* trap 238  
 Writable (W) field of TTE 44  
 Write (W) field of SFSR register 59  
 Write (W) Stage 15  
   *illustrated 11*  
 Write-After-Read (WAR) hazard 280  
 writeback 96, 362  
 Writeback (rules) 114  
 Writeback Data Parity Error (WP) field of AFSR 181  
 writeback request 92

Writeback transaction 104, 114, 119, 136 to 137,  
   141  
   cancellation 114 to 115  
 WritebackInvalidate transaction 141  
 writebacks  
   cache line 77  
 write-invalidate cache coherency protocol 98  
 WriteInvalidate transaction 92, 105  
 write-through cache 272  
 WSTATE Register 285

## X

X<sub>1</sub> Stage 14  
   *illustrated 11*  
 X<sub>2</sub> Stage 15  
   *illustrated 11*  
 X<sub>3</sub> Stage 15  
   *illustrated 11*  
 XIR\_L pin 341  
 XIR\_L signal 342

## Y

Y\_REG Ancillary State Register (ASR) 156