

The ATM Forum
Technical Committee

Frame-based ATM Interface
(Level 3)

AF-PHY-0143.000

March 2000

© 2000 by The ATM Forum. This specification/document may be reproduced and distributed in whole, but (except as provided in the next sentence) not in part, for internal and informational use only and not for commercial distribution. Notwithstanding the foregoing sentence, any protocol implementation conformance statements (PICS) or implementation conformance statements (ICS) contained in this specification/document may be separately reproduced and distributed provided that it is reproduced and distributed in whole, but not in part, for uses other than commercial distribution. All other rights reserved. Except as expressly stated in this notice, no part of this specification/document may be reproduced or transmitted in any form or by any means, or stored in any information storage and retrieval system, without the prior written permission of The ATM Forum.

The information in this publication is believed to be accurate as of its publication date. Such information is subject to change without notice and The ATM Forum is not responsible for any errors. The ATM Forum does not assume any responsibility to update or correct any information in this publication. Notwithstanding anything to the contrary, neither The ATM Forum nor the publisher make any representation or warranty, expressed or implied, concerning the completeness, accuracy, or applicability of any information contained in this publication. No liability of any kind shall be assumed by The ATM Forum or the publisher as a result of reliance upon any information contained in this publication.

The receipt or any use of this document or its contents does not in any way create by implication or otherwise:

- Any express or implied license or right to or under any ATM Forum member company's patent, copyright, trademark or trade secret rights which are or may be associated with the ideas, techniques, concepts or expressions contained herein; nor
- Any warranty or representation that any ATM Forum member companies will announce any product(s) and/or service(s) related thereto, or if such announcements are made, that such announced product(s) and/or service(s) embody any or all of the ideas, technologies, or concepts contained herein; nor
- Any form of relationship between any ATM Forum member companies and the recipient or user of this document.

Implementation or use of specific ATM standards or recommendations and ATM Forum specifications will be voluntary, and no company shall agree or be obliged to implement them by virtue of participation in The ATM Forum.

The ATM Forum is a non-profit international organization accelerating industry cooperation on ATM technology. The ATM Forum does not, expressly or otherwise, endorse or promote any specific products or services.

NOTE: The user's attention is called to the possibility that implementation of the ATM interoperability specification contained herein may require use of an invention covered by patent rights held by ATM Forum Member companies or others. By publication of this ATM interoperability specification, no position is taken by The ATM Forum with respect to validity of any patent claims or of any patent rights related thereto or the ability to obtain the license to use such rights. ATM Forum Member companies agree to grant licenses under the relevant patents they own on reasonable and nondiscriminatory terms and conditions to applicants desiring to obtain such a license. For additional information contact:

The ATM Forum
Worldwide Headquarters
2570 West El Camino Real, Suite 304
Mountain View, CA 94040-1313
Tel: +1-650-949-6700
Fax: +1-650-949-6705

Contact:

PHY Working Group Chair

John Mick, IDT
Phone: xxxx
Fax: xxxx
E-mail: mick@idt.com

Editor

Chen Goldenberg, Novanet Semiconductor
Phone: +972-9-7464411
Fax: +972-9-7464422
E-mail: chen@novanetsemi.com

1	INTRODUCTION.....	5
2	INTERFACE REFERENCE DEFINITION.....	6
3	COMPATIBILITY OPTIONS.....	7
4	SPECIFICATION SUMMARY.....	8
4.1	SIGNAL NAMING CONVENTIONS.....	8
4.2	BUS WIDTHS.....	8
4.3	CLOCK RATES.....	8
4.4	PACKET INTERFACE SYNCHRONIZATION.....	8
4.5	PHY AND LINK LAYER INTERFACE EXAMPLE.....	9
5	INTERFACE DATA STRUCTURES.....	12
6	TRANSMIT PACKET INTERFACE DESCRIPTION.....	14
6.1	TRANSMIT SIGNALS.....	14
6.2	EXAMPLES.....	18
6.3	AC TIMING.....	20
7	RECEIVE PACKET INTERFACE DESCRIPTION.....	22
7.1	RECEIVE SIGNALS.....	22
7.2	EXAMPLES.....	26
7.3	AC TIMING.....	29

1 Introduction

This document specifies the ATM Forum's recommended interface for the interconnection of Physical Layer (PHY) devices to ATM/Link Layer devices implementing Frame-Based ATM. The specification is based on the Saturn Group's "POS-PHY Level 3" interface.

POS-PHY Level 3 was developed to cover all application bit rates up to and including 2.488 Gbit/s. It defines the requirements for interoperable single-PHY (one PHY layer device connected to one Link Layer device) and multi-PHY (multiple PHY layer devices connected to one Link Layer device) applications. It stresses simplicity of operation to allow forward migration to more elaborate PHY and Link Layer devices.

This specification defines both the physical implementation of the bus and the signaling protocol used to communicate data and the data structure used to store the data into holding FIFO's.

2 Interface Reference Definition

The interface defines the connection between SONET/SDH Physical layer devices and ATM/Link Layer devices, which can be used to implement several packet-based protocols like HDLC and PPP.

Figure 2.1: FBATM Reference Points




Diagram Definitions

- Facility:** An optical fiber transmission facility.
- ATM/Link Layer:** Switching Function Layer.
- PHY:** Physical Layer for Packet over SONET.
- PHY-LINK:** Physical Layer to ATM/Link Layer electrical interface.
- PMD:** Physical Medium Dependent Layer.

The interface specifies the PHY-LINK interface. The Facility Interface (such as SONET OC-48) is defined by several National and International standards organizations including Bellcore and ITU.

3 Compatibility Options

This specification does not attempt to be compatible to any existing standard. There is no existing equivalent standard. Specifically, it does not intend to be compatible with UTOPIA. Although this information is not critical to any implementation, the following bullets highlight the differences between the Utopia and POS-PHY-3 interfaces.

- Allowance for an 8-bit bus or a 32-bit bus interface running at a maximum speed of 104 MHz. The bus interface is point-to-point (one output driving only one input load).
- Byte or double-word (4 bytes) data format that can accommodate variable size packets.
- Modification to the RSOC/TSOC start of cell signals to identify the start of packets being transferred over the interface. Renamed the signals to RSOP/TSOP.
- Addition of the REOP/TEOP end of packet signals which delineate the end of packets being transferred over the interface.
- Addition of the RMOD[1:0]/TMOD[1:0] modulo signals which indicate if the last double-word of the packet transfer contains 1, 2, 3 or 4 valid bytes of data.
- Addition of the RERR/TERR error signals which, during the end of the packet, indicates if the transferred packet must be discarded/aborted.
- Deletion of the RCA signal. Receive interface of the PHY pushes packet data to the Layer device. Multi-port PHY devices are responsible for performing round-robin servicing of their ports. PHY address is inserted in-band with the packet data.
- Transmit interface of the PHY is selected using an in-band address that is provided on the same bus transferring the packet data.
- Addition of the RSX/TSX start of transfer signals which identify when the in-band port address of the PHY is on the RDAT/TDAT bus.
- Modification of the TCA cell available signals to form the TPA packet available signals. TPA logic values are defined based on the FIFO fill level (in terms of bytes). In multi-port PHY devices, PHY status indication can be provided using either a polling or a direct status indication scheme. Polled PHY address is provided by a separate address bus and has pipelined timing.
- Interface FIFO fill level granularity is byte-based. For the Transmit Interface FIFO, the packet available status and start of transmission FIFO fill levels are programmable. For the Receive Interface, the maximum burst transfer size is programmable.

4 Specification Summary

4.1 Signal Naming Conventions

The interface where data flows from the ATM/Link Layer device to the Physical layer device will be labeled the Transmit Interface. The interface where data flows from the Physical Layer device to the ATM/Link Layer device will be labeled the Receive Interface. All signals are active high unless denoted by a trailing "B".

SIGNAL	Active high signaling.
SIGNALB	Active low signaling.

4.2 Bus Widths

The interface supports an 8-bit and/or a 32-bit data bus structure. The bus interface is point-to-point (one output driving only one input load) and thus a 32-bit data bus would support only one device. To support multiple lower rate devices with point-to-point connections, an 8-bit data bus structure is defined. Thus, each PHY device would use an 8-bit interface reducing the total number of pins required.

To support variable length packets, the RMOD[1:0]/TMOD[1:0] signals are defined to specify valid bytes in the 32-bit data bus structure. Each double-word must contain four valid bytes of packet data until the last double-word of the packet transfer which is marked with the end of packet REOP/TEOP signal. This last double-word of the transfer will contain up to four valid bytes specified by the RMOD[1:0]/TMOD[1:0] signals.

4.3 Clock Rates

The interface can support a transfer clock rate up to 104 MHz. Some devices may support multiple rates. Generally, devices targeted at single or multi-PHY applications, where the aggregate PHY bit rate approaches 622 Mbit/s will use the 8-bit data bus structure with a 104 MHz FIFO clock rate. Devices targeted at applications where the aggregate PHY bit rate approaches 2.4 Gbit/s will use the 32-bit data bus structure with a 104 MHz FIFO clock rate.

4.4 Packet Interface Synchronization

The packet interface supports transmit and receive data transfers at clock rates independent of the line bit rate. As a result, PHY layer devices must support packet rate decoupling using FIFOs.

To ease the interface between the ATM/Link Layer and PHY layer devices and to support multiple PHY layer interfaces, FIFOs are used. Control signals are provided to both the Link Layer and PHY layer devices to allow either one to exercise flow control. Since the bus interface is point-to-point, the receive interface of the PHY device pushes data to the Link Layer device. For the transmit interface, the packet available status granularity is byte-based.

In the receive direction, when the PHY layer device has stored an end-of-packet (a complete small packet or the end of a larger packet) or some predefined number of bytes in its receive FIFO, it sends the in-band address followed by FIFO data to the Link Layer device. The data on the interface bus is marked with the valid signal (RVAL) asserted. A multi-port PHY device with multiple FIFOs would

service each port in a round-robin fashion when sufficient data is available in its FIFO. The Link Layer device can pause the data flow by deasserting the enable signal (RENB).

In the transmit direction, when the PHY layer device has space for some predefined number of bytes in its transmit FIFO, it informs the Link Layer device by asserting a transmit packet available (TPA). The Link Layer device can then write the in-band address followed by packet data to the PHY layer device using an enable signal (TENB). The Link Layer device shall monitor TPA for a high to low transition, which would indicate that the transmit FIFO is near full (the number of bytes left in the FIFO can be user selectable, but must be predefined), and suspend data transfer to avoid an overflow. The Link Layer device can pause the data flow by deasserting the enable signal (TENB).

This interface defines both byte-level and packet-level transfer control in the transmit direction. In byte-level transfer, FIFO status information is presented on a cycle-by-cycle basis. With packet-level transfer, the FIFO status information applies to segments of data. When using byte level transfer, direct status indication must be used. In this case, the PHY layer device provides the transmit packet available status of the selected port (STPA) in the PHY device. As well, the PHY layer device may provide direct access to the transmit packet available status of all ports (DTPA[]) in the PHY device if the number of ports is small. With packet level transfer, the Link Layer device is able to do status polling on the transmit direction. The Link Layer device can use the transmit port address TADR[] to poll individual ports of the PHY device, which all respond on a common polled (PTPA) signal.

Since the variable size nature of packets does not allow any guarantee as to the number of bytes available, in both transmit and receive directions, a selected PHY transmit packet available is provided on signal STPA and a receive data valid on signal RVAL. STPA and RVAL always reflect the status of the selected PHY to or from which data is being transferred. RVAL indicates if valid data is available on the receive data bus and is defined such that data transfers can be aligned with packet boundaries.

Physical layer port selection is performed using in-band addressing. In the transmit direction, the Layer device selects a PHY port by sending the address on the TDAT[] bus marked with the TSX signal active and TENB signal inactive. All subsequent TDAT[] bus operations marked with the TSX signal inactive and the TENB active will be packet data for the specified port. In the receive direction, the PHY device will specify the selected port by sending the address on the RDAT[] bus marked with the RSX signal active and RVAL signal inactive. All subsequent RDAT[] bus operations marked with RSX inactive and RVAL active will be packet data from the specified port.

Both byte-level and packet-level modes are specified in this standard in order to support the current low density multi-port physical layer devices and future higher density multi-port devices. When the number of ports in the physical layer device is limited, byte-level transfer using DTPA[] signals provides a simpler implementation and reduces the need for addressing pins. In this case, direct access will start to become unreasonable as the number of ports increase. Packet-level transfer provides a lower pin count solution using the TADR[] bus when the number of ports is large. In-band addressing ensures the protocol remains consistent between the two approaches. However, the final choice left to the system designers and physical layer device manufacturers to select which approach best suits their desired applications.

4.5 PHY and Link Layer Interface Example

Figure 4.1 illustrates a conceptual example of how a single multi-port PHY device may be interfaced to a Link Layer device. In the example, the Link Layer device is connected to a single package four channel PHY layer device using the 32-bit interface. Figure 4.2 illustrates a conceptual example of how multi-port PHY devices may be interfaced to a single Link Layer device. The Link Layer device is connected to two four-channel PHY layer devices using 8-bit interfaces.

In both examples, the PHY devices are using the direct status indication signals DTPA[]. Optionally, the Link Layer device can perform multiplexed status polling using the PTPA signals.

Figure 4.1: FB-ATM PHY to Link Layer 32-bit Interface





Figure 4.2: FB-ATM PHY to Link Layer 8-Bit Interface



5 Interface Data Structures

Packets shall be written into the transmit FIFO and read from the receive FIFO using a defined data structure. Octets are written in the same order they are to be transmitted or they were received on the SONET line. Within an octet, the MSB (bit 7) is the first bit to be transmitted. The interface specification does not preclude the transfer of 1-byte packets. In this case, both start of packet and end of packet signals shall be asserted simultaneously.

For packets longer than the PHY device FIFO, the packet must be transferred over the bus interface in sections. The number of bytes of packet data in each section may be fixed or variable depending on the application. In general, the Receive Interface will round-robin between receive FIFOs with fill levels exceeding a programmable high water mark or with at least one end of packet stored in the FIFO. The Receive Interface would end the transfer of data when an end of a packet is transferred or when a programmable number of bytes have been transferred. The Link Layer device may send fixed size sections of packets on the Transmit Interface or use the TPA signal to determine when the FIFO reaches a full level.

Figure 5.1 illustrates the data structure for the 32-bit bus interface. The double-word with the last byte of the packet is marked with TEOP asserted and TMOD[1:0] specifying the number of valid bytes. Figure 5.2 illustrates the data structure for the 8-bit bus interface. The first byte of the packet is marked with TSOP asserted. The last byte of the packet is marked with TEOP asserted. In all cases, the PHY address is marked with TSX asserted.

In both illustrations, the in-band port address for multi-port PHY devices is not shown. The Transmit Interface would send the PHY port address, on the same bus as the data, marked with the TSX signal active and the TENB signal inactive. Subsequent data transfers on the Transmit Interface would use the transmit FIFO selected by the in-band address. On the Receive Interface, the PHY device reports the receive FIFO address in-band with the RSX signal active and the RVAL signal inactive before transferring packet data. For both cases, large packets which exceed the FIFO size will be transferred over the interface in sections with appropriate in-band addressing prefixing each section.

The in-band address is specified in a single clock cycle operation marked with the RSX/TSX signals. The port address is specified by the TDAT[7:0]/RDAT[7:0] signals. The address is the numeric value of the TDAT[7:0]/RDAT[7:0] signals where bit 0 is the least significant bit and bit 7 is the most significant bit. Thus, up to 256 ports may be supported by a single interface. With a 32-bit interface, the upper 24 bits shall be ignored.

The specification does not define the usage of any packet data. In particular, it does not define any field for error correction. Notice that if the Link Layer device uses the PPP protocol, a Frame Check Sequence (FCS) must be processed. If the Physical Layer device does not insert the FCS field before transmission, these bytes should be included at the end of the packet. If the Physical Layer device does not strip the FCS field in the receive direction, these bytes will be included at the end of the packet.

Figure 5.1: 32-bit Interface Data Structures

	Bit 31	Bit 24	Bit 23	Bit 16	Bit 15	Bit 8	Bit 7	Bit 0
Dword 1	Byte 1	Byte 2	Byte 3	Byte 4	Byte 5	Byte 6	Byte 7	Byte 8
Dword 2	Byte 9	Byte 10	Byte 11	Byte 12	Byte 13	Byte 14	Byte 15	Byte 16
Dword 3	Byte 17	Byte 18	Byte 19	Byte 20	Byte 21	Byte 22	Byte 23	Byte 24
Dword 4	Byte 25	Byte 26	Byte 27	Byte 28	Byte 29	Byte 30	Byte 31	Byte 32
Dword 5	Byte 33	Byte 34	Byte 35	Byte 36	Byte 37	Byte 38	Byte 39	Byte 40
Dword 6	Byte 41	Byte 42	Byte 43	Byte 44	Byte 45	Byte 46	Byte 47	Byte 48
	⋮	⋮	⋮	⋮	⋮	⋮	⋮	⋮
Dword 28	Byte 109	XX						

A 109 Byte Packet

Figure 5.2: 8-bit Interface Data Structures

	Bit 7	Bit 0
Byte 1	Byte 1	
Byte 2	Byte 2	
Byte 3	Byte 3	
Byte 4	Byte 4	
Byte 5	Byte 5	
Byte 6	Byte 6	
	⋮	
Byte 62	Byte 62	

A 62 Byte Packe

6 Transmit Packet Interface Description

The standard FIFO depth for the interface is 256 octets. The transmit buffer shall have a programmable threshold defined in terms of the number of bytes available in the FIFO for the assertion and deassertion of the transmit packet available flags.

In this fashion, transmit latency can be managed, and advance TPA lookahead can be achieved. This will allow a Link Layer device to continue to burst data in, without overflowing the transmit buffer, after TPA has been deasserted.

In the transmit direction, the PHY layer device shall not initiate data transmission before a predefined number of bytes or an end of packet flag has been stored in the transmit FIFO. This capability does not affect the bus protocol, but is required to avoid transmit FIFO underflow and frequent data retransmission by the higher layers.

6.1 Transmit Signals

Table 6.1 lists the transmit side signals. All signals are expected to be updated and sampled using the rising edge of the transmit FIFO clock TFCLK. A fully compatible POS-PHY Physical Layer device requires at least a 256 byte deep FIFO.

Table 6.1: Transmit Signal Descriptions

Signal Name	Direction	Function
TFCLK	Clock Source to Link and PHY	Transmit FIFO Write Clock (TFCLK). TFCLK is used to synchronize data transfer transactions between the LINK Layer device and the PHY layer device. TFCLK may cycle at a rate up to 104 MHz.
TERR	LINK to PHY	Transmit Error Indicator (TERR) signal. TERR is used to indicate that there is an error in the current packet. When TERR is set high, the current packet is aborted. TERR should only be asserted when TEOP is asserted; it is considered valid only when TENB is simultaneously asserted.
TENB	LINK to PHY	Transmit Write Enable (TENB) signal. The TENB signal is used to control the flow of data to the transmit FIFOs. When TENB is high, the TDAT, TMOD, TSOP, TEOP and TERR signals are invalid and are ignored by the PHY. The TSX signal is valid and is processed by the PHY when TENB is high. When TENB is low, the TDAT, TMOD, TSOP, TEOP and TERR signals are valid and are processed by the PHY. Also, the TSX signal is ignored by the PHY when TENB is low.

Signal Name	Direction	Function								
TDAT[31:0]	LINK to PHY	<p>Transmit Packet Data Bus (TDAT[]) bus.</p> <p>This bus carries the packet octets that are written to the selected transmit FIFO and the in-band port address to select the desired transmit FIFO. The TDAT bus is considered valid only when TENB is simultaneously asserted.</p> <p>When a 32-bit interface is used, data must be transmitted in big endian order on TDAT[31:0]. Given the define data structure, bit 31 is transmitted first and bit 0 is transmitted last.</p> <p>When an 8-bit interface is used, the PHY supports only TDAT[7:0].</p>								
TPRTY	LINK to PHY	<p>Transmit bus parity (TPRTY) signal.</p> <p>The transmit parity (TPRTY) signal indicates the parity calculated over the TDAT bus. When an 8-bit interface is used, the PHY only supports TPRTY calculated over TDAT[7:0]. TPRTY is considered valid only when TENB or TSX is asserted.</p> <p>When TPRTY is supported, the PHY layer device is required to support odd parity. The PHY layer device is required to report any parity error to higher layers, but shall not interfere with the transferred data.</p>								
TMOD[1:0]	LINK to PHY	<p>Transmit Word Modulo (TMOD[1:0]) signal.</p> <p>TMOD[1:0] indicates the number of valid bytes of data in TDAT[31:0]. The TMOD bus should always be all zero, except during the last double-word transfer of a packet on TDAT[31:0]. When TEOB is asserted, the number of valid packet data bytes on TDAT[31:0] is specified by TMOD[1:0].</p> <table border="0" data-bbox="748 1234 1325 1367"> <tr> <td>TMOD[1:0] = "00"</td> <td>TDAT[31:0] valid</td> </tr> <tr> <td>TMOD[1:0] = "01"</td> <td>TDAT[31:8] valid</td> </tr> <tr> <td>TMOD[1:0] = "10"</td> <td>TDAT[31:16] valid</td> </tr> <tr> <td>TMOD[1:0] = "11"</td> <td>TDAT[31:24] valid</td> </tr> </table> <p>When an 8-bit interface is used, the TMOD[1:0] bus is not required.</p> <p>TMOD is considered valid only when TENB is simultaneously asserted.</p>	TMOD[1:0] = "00"	TDAT[31:0] valid	TMOD[1:0] = "01"	TDAT[31:8] valid	TMOD[1:0] = "10"	TDAT[31:16] valid	TMOD[1:0] = "11"	TDAT[31:24] valid
TMOD[1:0] = "00"	TDAT[31:0] valid									
TMOD[1:0] = "01"	TDAT[31:8] valid									
TMOD[1:0] = "10"	TDAT[31:16] valid									
TMOD[1:0] = "11"	TDAT[31:24] valid									
TSX	LINK to PHY	<p>Transmit Start of Transfer (TSX) signal.</p> <p>TSX indicates when the in-band port address is present on the TDAT bus. When TSX is high and TENB is high, the value of TDAT[7:0] is the address of the transmit FIFO to be selected. Subsequent data transfers on the TDAT bus will fill the FIFO specified by this in-band address.</p> <p>For single port PHY devices, the TSX signal is optional as the PHY device will ignore in-band addresses when TENB is high.</p> <p>TSX is considered valid only when TENB is not asserted.</p>								

Signal Name	Direction	Function
TSOP	LINK to PHY	<p>Transmit Start of Packet (TSOP) signal.</p> <p>TSOP is used to delineate the packet boundaries on the TDAT bus. When TSOP is high, the start of the packet is present on the TDAT bus.</p> <p>TSOP is required to be present at the beginning of every packet and is considered valid only when TENB is asserted.</p>
TEOP	LINK to PHY	<p>Transmit End of Packet (TEOP) signal.</p> <p>TEOP is used to delineate the packet boundaries on the TDAT bus. When TEOP is high, the end of the packet is present on the TDAT bus.</p> <p>When a 32-bit interface is used, TMOD[1:0] indicates the number of valid bytes the last double-word is composed of when TEOP is asserted. When an 8-bit interface is used, the last byte of the packet is on TDAT[7:0] when TEOP is asserted.</p> <p>TEOP is required to be present at the end of every packet and is considered valid only when TENB is asserted.</p>
TADR[]	LINK to PHY Packet-Level Mode	<p>Transmit PHY Address (TADR[]) bus.</p> <p>The TADR bus is used with the PTPA signal to poll the transmit FIFO's packet available status.</p> <p>When TADR is sampled on the rising edge of TFCLK by the PHY, the polled packet available indication PTPA signal is updated with the status of the port specified by the TADR address on the following rising edge of TFCLK.</p>
DTPA[]	PHY to LINK Byte-Level Mode	<p>Direct Transmit Packet Available (DTPA[]).</p> <p>The DTPA bus provides direct status indication for the corresponding ports in the PHY device.</p> <p>DTPA transitions high when a predefined (normally user programmable) minimum number of bytes is available in its transmit FIFO. Once high, the DTPA signal indicates that its corresponding transmit FIFO is not full. When DTPA transitions low, it optionally indicates that its transmit FIFO is full or near full (normally user programmable).</p> <p>DTPA is required if byte-level transfer mode is supported. DTPA is updated on the rising edge of TFCLK.</p>

Signal Name	Direction	Function
STPA	PHY to LINK Byte-Level Mode	<p>Selected-PHY Transmit Packet Available (STPA) signal.</p> <p>STPA transitions high when a predefined (normally user programmable) minimum number of bytes are available in the transmit FIFO specified by the in-band address on TDAT. Once high, STPA indicates the transmit FIFO is not full. When STPA transitions low, it indicates that the transmit FIFO is full or near full (normally user programmable).</p> <p>STPA always provides status indication for the selected port of the PHY device in order to avoid FIFO overflows while polling is performed. The port which STPA reports is updated on the following rising edge of TFCLK after the PHY address on TDAT is sampled by the PHY device.</p> <p>STPA is required if byte-level transfer mode is supported. STPA is updated on the rising edge of TFCLK.</p>
PTPA	PHY to LINK Packet-Level Mode	<p>Polled-PHY Transmit Packet Available (PTPA) signal.</p> <p>PTPA transitions high when a predefined (normally user programmable) minimum number of bytes are available in the polled transmit FIFO. Once high, PTPA indicates that the transmit FIFO is not full. When PTPA transitions low, it optionally indicates that the transmit FIFO is full or near full (normally user programmable).</p> <p>PTPA allows the polling of the PHY selected by the TADR address bus. The port which PTPA reports is updated on the following rising edge of TFCLK after the PHY address on TADR is sampled by the PHY device.</p> <p>PTPA is required if packet-level transfer mode is supported. PTPA is updated on the rising edge of TFCLK.</p>


6.2 Examples

The following examples are not part of the requirements definition of the compatibility specification. They are only informative and provide an aid in the visualization of the interface operation. The examples only present a limited set of scenarios; they are not intended to imply restrictions beyond that presented in the text of the specification. If any apparent discrepancies exist between the examples and the text, the text shall take precedence.

The transmit interface is controlled by the Link Layer device using the TENB signal. All signals must be updated and sampled using the rising edge of the transmit FIFO clock, TFCLK. Figure 6.1 is an example of a multi-port PHY device with two channels. The PHY layer device indicates that a FIFO is not full by asserting the appropriate transmit packet available signal DTPA. DTPA remains asserted until the transmit FIFO is almost full. Almost full implies that the PHY layer device can accept at most a predefined number of writes after the current write.

If DTPA is asserted and the Link Layer device is ready to write a word, it should assert TSX, deassert TENB and present the port address on the TDAT bus if required. Subsequent data transfers with TENB low are treated as packet data which is written to the selected FIFO. At any time, if the Link Layer device does not have data to write, it can deassert TENB. The TSOP and TEOP signals must be appropriately marked at the start and end of packets on the TDAT bus.

Figure 6.1: Transmit Logical Timing



When DTPA transitions low and it has been sampled, the Link Layer device can write no more than a predefined number of bytes to the selected FIFO. In this example, the predefined value is two double-words or eight bytes. If the Link Layer writes more than that predefined number of words and DTPA remains deasserted throughout, the PHY layer device should indicate an error condition and ignore additional writes until it asserts DTPA again.

Figure 6.2 is an example of the Link Layer device using the polling feature of the Transmit Interface. For comparison purposes, the direct transmit packet available signals for the example ports are provided in the diagram. The status of a given PHY port may be determined by setting the polling address TADR bus to the port address. The polled transmit packet available signal PTPA is updated with the transmit FIFO status in a pipelined manner. The Link Layer device is not restricted in its polling order. The selected transmit packet available STPA signal allows monitoring the selected PHY status and halting data transfer once the FIFO is full. The PTPA signal allows polling other PHY's at any time, including while a data transfer is in progress. The system could be configured differently.

Figure 6.2: Packet-Level Transmit Polling Logical Timing





Figure 6.3 shows an example of data transfer to a single-port PHY device without the use of in-band addressing, which is optional for single-port applications. During packet transfer, the Link Layer device pauses for its own internal reasons. As in Figure 6.1, the PHY device indicates its FIFO status by means of DTPA.

**Figure 6.3: Transmit Logical Timing
 (single-port example without in-band addressing)**




6.3 AC Timing

All AC Timing is from the perspective of the PHY layer device in a PHY-LINK interface.

Table 6.2: Transmit Interface Timing

Symbol	Description	Min	Max	Units
	TFCLK Frequency		104	MHz
	TFCLK Duty Cycle	40	60	%
tStenb	TENB Set-up time to TFCLK	2		ns
tHtenb	TENB Hold time to TFCLK	0.5		ns
tStdat	TDAT[15:0] Set-up time to TFCLK	2		ns
tHtdat	TDAT[15:0] Hold time to TFCLK	0.5		ns
tStprty	TPRTY Set-up time to TFCLK	2		ns
tHtprty	TPRTY Hold time to TFCLK	0.5		ns
tStsop	TSOP Set-up time to TFCLK	2		ns
tHtsop	TSOP Hold time to TFCLK	0.5		ns
tSteop	TEOP Set-up time to TFCLK	2		ns
tHteop	TEOP Hold time to TFCLK	0.5		ns
tStmod	TMOD Set-up time to TFCLK	2		ns
tHtmod	TMOD Hold time to TFCLK	0.5		ns
tSterr	TERR Set-up time to TFCLK	2		ns
tHterr	TERR Hold time to TFCLK	0.5		ns
tStsx	TSX Set-up time to TFCLK	2		ns
tHtsx	TSX Hold time to TFCLK	0.5		ns
tStadr	TADR[4:0] Set-up time to TFCLK	2		ns
tHtadr	TADR[4:0] Hold time to TFCLK	0.5		ns
tPdtpa	TFCLK High to DTPA Valid	1.5	6	ns
tPstpa	TFCLK High to STPA Valid	1.5	6	ns
tPptpa	TFCLK High to PTPA Valid	1.5	6	ns

Figure 6.3. Transmit Physical Timing



Notes on Transmit

I/O Timing:

- Note 1: When a set-up time is specified between an input and a clock, the set-up time is the time in nanoseconds from the 1.4 Volt point of the input to the 1.4 Volt point of the clock.
- Note 2: When a hold time is specified between an input and a clock, the hold time is the time in nanoseconds from the 1.4 Volt point of the clock to the 1.4 Volt point of the input.
- Note 3: Output propagation delay time is the time in nanoseconds from the 1.4 Volt point of the reference signal to the 1.4 Volt point of the output.
- Note 4: Maximum output propagation delays are measured with a 30 pF load on the outputs.

7 Receive Packet Interface Description

The standard FIFO depth for interfaces is 256 octets. As the interface is point-to-point, the PHY device is required to push receive packet data to the Link Layer device. This arrangement simplifies the interface between the PHY device and the Link Layer device. Traditional polling schemes for the receive side are not required, saving a significant number of pins.

The receive FIFO shall have a programmable threshold defined in terms of the number of bytes of packet data stored in the FIFO. A multi-port PHY device must service each receive FIFO with sufficient packet data to exceed the threshold or with an end of packet. The PHY should service the required FIFOs in a round-robin fashion. The type of round-robin algorithm will depend on the various data rates supported by the PHY device and is outside this specification.

The amount of packet data transferred, when servicing the receive FIFO, is bounded by the FIFO's programmable threshold. Thus, a transfer is limited to a maximum of 256 bytes of data (64 cycles for a 32-bit interface or 256 cycles for an 8-bit interface) or until an end of packet is transferred to the Layer device. At the end of a transfer, the PHY device will round-robin to the next receive FIFO.

The PHY device should support a programmable minimum pause of 0 or 2 clock cycles between transfers. A pause of 0 clock cycles maximizes the throughput of the interface. A pause of 2 clock cycles allows the Layer device to pause between transfers.

7.1 Receive Signals

Table 7.1 lists the receive side signals. All signals are expected to be updated and sampled using the rising edge of the receive FIFO clock, RFCLK. A fully compatible POS-PHY Physical Layer device requires at least a 256-byte receive FIFO.

Table 7.1: Receive Signal Descriptions

Signal Name	Direction	Function
RFCLK	Clock Source to Link and PHY	Receive FIFO Write Clock (RFCLK). RFCLK is used to synchronize data transfer transactions between the Link Layer device and the PHY layer device. RFCLK may cycle at a rate up to 104 MHz.
RVAL	PHY to LINK	Receive Data Valid (RVAL) signal. RVAL indicates the validity of the receive data signals. RVAL is low between transfers and when RSX is asserted; it is also low when the PHY pauses a transfer due to an empty receive FIFO. When a transfer is paused by holding RENB high , RVAL will hold its value unchanged, although no new data will be present on RDAT[31:0] until the transfer resumes. When RVAL is high, the RDAT[31:0], RMOD[1:0], RSOP, REOP and RERR signals are valid. When RVAL is low, the RDAT[31:0], RMOD[1:0], RSOP, REOP and RERR signals are invalid and must be disregarded. The RSX signal is valid when RVAL is low.

Signal Name	Direction	Function
RENB	LINK to PHY	<p>Receive Read Enable (RENB) signal.</p> <p>The RENB signal is used to control the flow of data from the receive FIFO's. During data transfer, RVAL must be monitored as it will indicate if the RDAT[31:0], RPRTY, RMOD[1:0], RSOP, REOP, RERR and RSX are valid. The system may deassert RENB at anytime if it is unable to accept data from the PHY device.</p> <p>When RENB is sampled low by the PHY device, a read is performed from the receive FIFO and the RDAT[31:0], RPRTY, RMOD[1:0], RSOP, REOP, RERR, RSX and RVAL signals are updated on the following rising edge of RFCLK.</p> <p>When RENB is sampled high by the PHY device, a read is not performed and the RDAT[31:0], RPRTY, RMOD[1:0], RSOP, REOP, RERR, RSX and RVAL signals will remain unchanged on the following rising edge of RFCLK.</p>
RDAT[31:0]	PHY to LINK	<p>Receive Packet Data Bus (RDAT[31:0]).</p> <p>The RDAT[31:0] bus carries the packet octets that are read from the receive FIFO and the in-band port address of the selected receive FIFO. RDAT[31:0] is considered valid only when RVAL is asserted</p> <p>When a 32-bit interface is used, data must be received in big endian order on RDAT[31:0]. Given the defined data structure, bit 31 is received first and bit 0 is received last.</p> <p>When an 8-bit interface is used, the PHY supports only RDAT[7:0].</p>
RPRTY	PHY to LINK	<p>Receive Parity (RPRTY) signal.</p> <p>The receive parity (RPRTY) signal indicates the parity calculated over the RDAT bus. When an 8-bit interface is used, the PHY only supports RPRTY calculated over RDAT[7:0].</p> <p>When RPRTY is supported, the PHY layer device must support odd parity. RPRTY is considered valid only when RVAL or RSX is asserted.</p>

Signal Name	Direction	Function								
RMOD[1:0]	PHY to LINK	<p>Receive Word Modulo (RMOD) signal.</p> <p>RMOD[1:0] indicates the number of valid bytes of data in RDAT[31:0]. The RMOD bus should always be all zero, except during the last double-word transfer of a packet on RDAT[31:0]. When REOP is asserted, the number of valid packet data bytes on RDAT[31:0] is specified by RMOD[1:0].</p> <table style="margin-left: 40px;"> <tr> <td>RMOD[1:0] = "00"</td> <td>RDAT[31:0] valid</td> </tr> <tr> <td>RMOD[1:0] = "01"</td> <td>RDAT[31:8] valid</td> </tr> <tr> <td>RMOD[1:0] = "10"</td> <td>RDAT[31:16] valid</td> </tr> <tr> <td>RMOD[1:0] = "11"</td> <td>RDAT[31:24] valid</td> </tr> </table> <p>When an 8-bit interface is used, the RMOD bus is not required. RMOD[1:0] is considered valid only when RVAL is asserted.</p>	RMOD[1:0] = "00"	RDAT[31:0] valid	RMOD[1:0] = "01"	RDAT[31:8] valid	RMOD[1:0] = "10"	RDAT[31:16] valid	RMOD[1:0] = "11"	RDAT[31:24] valid
RMOD[1:0] = "00"	RDAT[31:0] valid									
RMOD[1:0] = "01"	RDAT[31:8] valid									
RMOD[1:0] = "10"	RDAT[31:16] valid									
RMOD[1:0] = "11"	RDAT[31:24] valid									
RSOP	PHY to LINK	<p>Receive Start of Packet (RSOP) signal.</p> <p>RSOP is used to delineate the packet boundaries on the RDAT bus. When RSOP is high, the start of the packet is present on the RDAT bus.</p> <p>RSOP is required to be present at the start of every packet and is considered valid when RVAL is asserted.</p>								
REOP	PHY to LINK	<p>Receive End Of Packet (REOP) signal.</p> <p>REOP is used to delineate the packet boundaries on the RDAT bus. When REOP is high, the end of the packet is present on the RDAT bus.</p> <p>When a 32-bit interface is used, RMOD[1:0] indicates the number of valid bytes the last double-word is composed of when REOP is asserted. When an 8-bit interface is used, the last byte of the packet is on RDAT[7:0] when REOP is asserted.</p> <p>REOP is required to be present at the end of every packet and is considered valid only when RVAL is asserted.</p>								
RERR	PHY to LINK	<p>Receive error indicator (RERR) signal.</p> <p>RERR is used to indicate that the current packet is in error. RERR shall only be asserted when REOP is asserted.</p> <p>Conditions that can cause RERR to be set may be, but are not limited to, FIFO overflow, abort sequence detection and FCS error.</p> <p>RERR is considered valid only when RVAL is asserted.</p>								

Signal Name	Direction	Function
RSX	PHY to LINK	<p>Receive Start of Transfer (RSX) signal.</p> <p>RSX indicates when the in-band port address is present on the RDAT bus. When RSX is high, the value of RDAT[7:0] is the address of the receive FIFO to be selected by the PHY. Subsequent data transfers on the RDAT bus will be from the FIFO specified by this in-band address.</p> <p>For single port PHY devices, the RSX signal is optional as the PHY device will not need to generate in-band addresses.</p> <p>For multi-port PHY devices, RSX must be asserted at the beginning of each transfer.</p> <p>When RSX is high, RVAL must be low.</p>

7.2 Examples

The following examples are not part of the requirement definition of this specification. They are only informative and provide an aid in the visualization of the interface operation. These examples only present a limited set of scenarios; they are not intended to imply restrictions beyond that presented in the text of the specification. If any apparent discrepancies exist between the examples and the text, the text shall take precedence.

The Receive Interface is controlled by the Link Layer device using the RENB signal. All signals must be updated and sampled using the rising edge of the receive FIFO clock. The RDAT bus, RPRTY, RMOD, RSOP, REOP and RERR signals are valid in cycles for which RVAL is high and RENB was low in the previous cycle. When transferring data, RVAL is asserted and remains high until the internal FIFO of the PHY layer device is empty or an end of packet is transferred. The RSX signal is valid in the cycle for which RVAL is low and RENB was low in the previous cycle.

Figure 7.1 is an example of a multi-port PHY device with at least two channels. The PHY informs the Link Layer device of the port address of the selected FIFO by asserting RSX with the port address on the RDAT bus. The Link Layer may pause the Receive Interface at any time by deasserting the RENB signal. When the selected FIFO is empty, RVAL is deasserted. In this example, the RVAL is re-asserted, without changing the selected FIFO, transferring the last section of the packet. The end of the packet is indicated with the REOP signal. Thus, the next subsequent FIFO transfer for this port would be the start of the next packet. If an error occurred during the reception of the packet, the RERR would be asserted with REOP. Since another port's FIFO has sufficient data to initiate a bus transfer, RSX is again asserted with the port address. In this case, an intermediate section of the packet is being transferred.

Figure 7.1: Receive Logical Timing




Figure 7.2 is an example of a multi-port PHY configured to gap transfers for two clock cycles. The first transfer is a complete 3-byte packet and the second transfer is the end of a 36-byte packet. The pause allows the Link Layer device to halt the transfer of data between transfers. In order to handle an end of packet, the Link Layer device may deassert the RENB signal when it samples REOP active. As shown in the diagram, the Link Layer device pauses the PHY device on the in-band address for two clock cycles.

Figure 7.2: Receive Logical Timing with Pausing





Figure 7.3 shows an example of data transfer from a single-port PHY device, without the use of the RSX signal and in-band addressing, which are optional for single-port applications. Just before reaching end-of-packet, the PHY device happens to pause for two cycles (for internal reasons).

**Figure 7.3: Receive Logical Timing
 (single-port without in-band addressing)**




7.3 AC Timing

All AC Timing is from the perspective of the PHY layer device in a PHY-LINK interface.

Table 7.3: Receive Interface Timing

Symbol	Description	Min	Max	Units
	RFCLK Frequency		104	MHz
	RFCLK Duty Cycle	40	60	%
tSrenb	RENB Set-up time to RFCLK	2		ns
tHrenb	RENB Hold time to RFCLK	0.5		ns
tPrdat	RFCLK High to RDAT Valid	1.5	6	ns
tPrprty	RFCLK High to RPRTY Valid	1.5	6	ns
tPrsop	RFCLK High to RSOP Valid	1.5	6	ns
tPreop	RFCLK High to REOP Valid	1.5	6	ns
tPrmod	RFCLK High to RMOD Valid	1.5	6	ns
tPrerr	RFCLK High to RERR Valid	1.5	6	ns
tPrval	RFCLK High to RVAL Valid	1.5	6	ns
tPrsx	RFCLK High to RSX Valid	1.5	6	ns

Figure 7.4: Receive Physical Timing



Notes on Receive I/O Timing:

- Note 1: When a set-up time is specified between an input and a clock, the set-up time is the time in nanoseconds from the 1.4 Volt point of the input to the 1.4 Volt point of the clock.
- Note 2: When a hold time is specified between an input and a clock, the hold time is the time in nanoseconds from the 1.4 Volt point of the clock to the 1.4 Volt point of the input.
- Note 3: Output propagation delay time is the time in nanoseconds from the 1.4 Volt point of the reference signal to the 1.4 Volt point of the output.
- Note 4: Maximum output propagation delays are measured with a 30 pF load on the outputs.